

# Embedded Systems

## **Embedded System design example**

René Beuchat

Laboratoire d'Architecture des Processeurs

*rene.beuchat@epfl.ch*


# System to design, requests

- Softcore processor: NIOSII standard version
  - 4kiB instruction cache
  - no data cache
- Memories:
  - on-chip memory SRAM, 16 kiB with 32 bits width
  - epc5 controller for external Flash memory
- Programmable interfaces:
  - JTAG UART for debug purpose
  - Parallel port In 8 bits
  - Parallel port Out 8 bits

# Design Environment



- Goal: Design of an Embedded system on FPGA
  - Specifically for Altera Cyclone device
  - System design with:
    - SOPC or Qsys environment on QuartusII
  - VHDL for specific modules design
  - ModelSim-Altera simulation tools
  - Software in C with:
    - NIOS IDE (Legacy) or
    - NIOS SBT

# General Bloc Schematic



# How to design it ?

- QuartusII → New project
  - CycloneII -> EP2C20F484C8
- New schematic File
  - Files → New → Bloc Diagram/Schematic
  - Files → Save as... (*Labo\_NIOS\_InOut.bdf*)
- SOPC Builder/Qsys(clic-clic Or
  - Select VHDL
  - Give a name



# SOPC Add Components

- → Memories → On-Chip → RAM 4kiBytes
- → Memories → Flash → EPCS Ctrl
- → Processors → NIOSII → /s
  - Reset Vectors → On-Chip SRAM
  - Interrupt Vectors → On-Chip SRAM
  - Cache Instruction → 4kiB
  - JTAG → Level 2

# SOPC Add Components

- → Peripherals → uC Peripheral → PIO
  - 8 bits Input
  - 8 bits Output
- → Interface Protocols → Serial →
  - JTAG UART
- System → Auto Assign Base Addresses

# SOPC View

Altera SOPC Builder

File Edit Module System View Tools Nios II Help

System Contents System Generation

Component Library

- + SDI
- Serial
  - Avalon-ST JTAG
  - Avalon-ST Serial
  - JTAG UART**
  - SPI (3 Wire Serial)
  - UART (RS-232 Serial)
- + Legacy Components
- Memories and Memory Control
  - DDR2 SDRAM Controller
  - DDR3 SDRAM Controller
  - QDR II and QDR II+ SDRAM
  - RDRAM II Controller
  - Traffic Generator and Controller
- + DMA
- + Flash
  - CompactFlash Interface
  - EPCS Serial Flash
  - Flash Memory Interface
- + On-Chip

Target

Device Family: Cyclone II

Clock Settings

Name	Source	MHz
clk_0	External	50.0

Add Remove

Use Conn... Module Description Clock Base End

Use	Conn...	Module	Description	Clock	Base	End
<input checked="" type="checkbox"/>		onchip_memory2_0 s1	On-Chip Memory (RAM or ROM)	[clk1]		
<input checked="" type="checkbox"/>		epcs_flash_controller... epcs_control_port	EPCS Serial Flash Controller	[clk]		
<input checked="" type="checkbox"/>		cpu_0 instruction_master	Nios II Processor	[clk]		
<input checked="" type="checkbox"/>		data_master jtag_debug_module	Avalon Memory Mapped Master	[clk]		
<input checked="" type="checkbox"/>		pio_Input s1	Avalon Memory Mapped Slave	[clk]	IRQ 0	
<input checked="" type="checkbox"/>		pio_Output s1	PIO (Parallel I/O)	[clk]	0x00003000	0x000037
<input checked="" type="checkbox"/>		jtag_uart_0 avalon_jtag_slave	JTAG UART	[clk]	0x00004000	0x000040

New... Edit... Add... Remove Edit... Address Map... Filters... Filter: Default

Info: pio\_Input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.

Exit Help < Prev Next > Generate

# System Generation

- Generate
  - Produce Avalon bus module and all the interconnections
- Include in the schematic
  - Add Pins Input/Output
  - Clk with PLL (24 MHz to 50MHz)
  - Tcl files for pin numbering
- Compile

# Next steps: work on the board

- Correct the errors (if any)
- Nice ! The design is ready
- Download on the board
  - (FPGA4U/robot or other)
- Run NIOSII IDE and write the software
  - Copy In port on Out Port by software