# **Embedded Systems**

### "System On Programmable Chip"

### Design Methodology using QuartusII and SOPC Builder tools

René Beuchat

LAP - EPFL

rene.beuchat@epfl.ch



## **Tools suite**

# Goals:

 to be able to design a programmable interface for an embedded system on a FPGA with Altera tools suite

(note: a similar way is available for other FPGA manufacturer)

- to integrate it on an FPGA based embedded system
- finally to program the system in C



## Altera Tools Suite

### Quartus II

### $\rightarrow$ hardware description



SOPC Builder  $\rightarrow$  SOC NIOS II



NIOS II IDE or SBT  $\rightarrow$  Code NIOS II



- □ Schematic Edition, VHDL, ...
- □ Synthesis + place & route
- Signal TAP
- ModelSim

- □ Configuration + SOC generation
- □ Peripherals Libraries (IP)
- Own modules import
- □ SDK Generation (software)

- Edition + projects management
- Compiler + link editor
- Debugger
- SOC Programmer



## Quartus II

## Rules:

- for each programmable interface to design, we create a project in its own directory
- For the system design including the software, we create an other project
- NEVER use space and special characters in all the names (directory, files, project)
- Don't use "My Documents" (space)



### **Quartus II/SOPC Builder Components Development**



ÉDÉRALE DE LAUSANNE

### **Quartus II/SOPC/NIOS IDE Full system Development**



## **Quartus II/SOPC/NIOS IDE Full system Development**



10



### **Tools utilization**

## Design your Programmable Interface



## **Quartus II New project**

## Run QuartusII,

- File → New project Wizard...
- Choice a directory name and project name (they could be the same)
- Family: Cyclone
- **Device**: EP1C12Q240C8

## → for Cyclone Robot







## **Quartus II New project**

## Run QuartusII,

- File → New project Wizard...
- Choice a directory name and project name (they could be the same)
- Family: Cyclonell
- **Device**: EP2C20F484C8

## → for FPGA4U.epfl.ch





## **Quartus II New project**

## Run QuartusII,

- File → New project Wizard...
- Choice a directory name and project name (they could be the same)
- Family: Cyclone IV E
- Device: EP4CE22F17C6

## → for FPGA DE0 board





## **Quartus II New file**

Design of an entry file:

- File → New …
- Select an entry method
   VHDL
   Block Diagram/Schematic File
   ... Another

New	×
Device Design Files AHDL File Block Diagram/Schematic File EDIF File SOPC Builder System State Machine File Verilog HDL File VHDL File	
OK Cancel	



## **Quartus II VHDL entry**

- The file name is the name of the entity/architecture !!
- Use the template to help in the VHDL language and structure
- Don't forget the Library as:
  - > LIBRARY ieee;
  - USE ieee.std\_logic\_1164.all;

> USE ieee.numeric\_std.all;

> Or (menthor or synopsys libraries) NO MORE !!

USE ieee.std\_logic\_arith .all;

USE ieee.std\_logic\_unsigned.all;





### Quartus II Avalon slave entity example

```
ENTITY Avalon pwm IS
PORT
      Clk :
                    IN
                        STD_LOGIC;
      nReset :
                   IN
                        STD LOGIC;
      avs_Address : IN
                        STD_LOGIC_VECTOR(2 downto 0);
      avs_CS :
                IN STD_LOGIC;
                IN STD_LOGIC;
      avs_Read :
               IN STD_LOGIC;
      avs Write :
      avs_WriteData: IN
                        STD_LOGIC_VECTOR(15 downto 0);
      avs_ReadData : OUT STD_LOGIC_VECTOR(15 downto 0);
      PWMa :
                OUT STD_LOGIC:
                    OUT STD_LOGIC
      PWMb :
  );
                                         NO;
END Avalon_pwm;
```

Filename: Avalon\_pwm.vhd



### Quartus II Avalon slave architecture example

#### architecture comp of Avalon\_pwm is

SIGNAL RegPeriod : SIGNAL RegNewDuty : SIGNAL RegCommand : SIGNAL RegStatus : SIGNAL RegPreScaler :

SIGNAL CntPWM : SIGNAL CntPreScaler : SIGNAL PreClkEn : SIGNAL PWMEn : unsigned (15 downto 0); unsigned (15 downto 0); std\_logic\_vector (15 downto 0); std\_logic\_vector (15 downto 0); unsigned (15 downto 0);

unsigned (15 downto 0); unsigned (15 downto 0); std\_logic; std\_logic;

- -- Reg. Periode PWM
- -- Register Duty
- -- Comm. Register
- -- Status Register
- -- PreScaler value
- -- Counter for PWM
- -- Counter prescaler
- -- Prescaler Clk En
- -- PWM enable

#### Begin

. . . .

End comp;



### **VHDL** a process example for a Prescaler

```
-- Prescaler process
-- PreClkEn generation: divide Clk by RegPreScaler value
-- PreClkEn = '1' for 1 clk cycle every ReqPreScaler time
PrPreScaler:
process(Clk, Reset n)
begin
   if Reset n = '0' then
       CntPreScaler <= (others => '0'); -- Initialize @ 0
       PreClkEn <= '0';</pre>
   elsif rising edge(clk) then
       if RegPreScaler = to unsigned(0, 15) then -- if ...=0 then ...
           PreClkEn <= '0';</pre>
       elsif (PWMEn = '1') then
           if CntPreScaler < RegPreScaler - 1 then</pre>
               CntPreScaler <= CntPreScaler + 1;</pre>
               PreClkEn <= '0';</pre>
           else
               CntPreScaler <= (others => '0'); -- Reset PreScaler Counter
               PreClkEn <= '1';</pre>
                                                -- Activate for 1 clk cycle
           end if;
       end if;
                            Clk
                                            end if;
                                                     / ፣ ፣ ፣ ፣ ፣ \
                            PreClkEn
end process PrPreScaler;
                                             x 2 x 0 x 1 x 2
                                                                         x
                            CntPreScaler
                                                                            0 X
                            RegPreScaler = 3
```



## **Quartus II Symbol creation / add**

- Once the entity is define a symbol can be created to be used with Schematic design
- File → Create/Update
  - ➤ → Create Symbol Files for Current File
- It can now be use in a Schematic
- File → New → Bloc
   Diagram/Schematic
- File → Save as... with the Schematic name

_ :	U 🚧 🎊 67
Create / Update	Create HDL Design File for Current File
Export	Create Symbol Files for Current File
Convert Programming Files	Create AHDL Include Files for Current File







## **Quartus II Schematic edition**

• To add external access pin in a schematic:



valon_pwm	Τό Cut	Ctrl+X
Clk Reset p	Be Copy	Ctrl+C
avs AI201	R Paste	Ctrl+V
avs_CS		Del
avs_Read	• ( <u>D</u> 0/000	
avs_Write	Locate	•
avs_oonte Data (regsize-	MegaWizard Plu	g-In Manager
	Edit Selected Sy	mbol
	Ope <u>n</u> Design	File
	Dpdate Symbol	or Bloc <u>k</u>
	✓▲ Flip Horizontal	
· · · · · · · · · · · · · · · ·	🗧 Flip <u>V</u> ertical	
	Rotate <u>b</u> y Degre	ees 🕨
	Zoom	•
	Generate Pins fo	or Symbol Ports

Select Input(Output or Bidir)

For automatic insertion from a symbol: Right click on the symbol and : Generate pins for Symbol Ports



### **Quartus II Schematic edition**

- The name for a bus in a schematic is:
- Bus\_Name[15..0]
- With [] around bit field, MSb at left (15) LSb at right (0)

🔒 Interface	_Avalon_pwm.bdf		×
	Clk     INPUT     C       Reset_n     INPUT     C       avs_Address[20]     INPUT     a       avs_CS     INPUT     a       avs_Read     INPUT     a       avs_Write     INPUT     a       avs_VWrite     INPUT     a       avs_VWrite     INPUT     a       avs_VWriteData[150]     INPUT     a	n_pwm k avs_ReadData[150] eset_n PWMa /s_Address[20] PVMb /s_CS /s_Read /s_Write /s_WriteData[150]	
	<		>



### **Quartus II Simulation with ModelSim**

- Once the Programmable interface is designed, it has to be compiled:
- Processing → Compiler tool or
- If no error are found  $\rightarrow$  go to simulation
- Call External Simulator → ModelSim-Altera



### **Programmable Interface**

- If the simulation is correct:
  - The design of this programmable is finish for the Hardware part.
  - Otherwise correct your VHDL and.. Compile/Simulate again !
- Good work !
- Now: The element can be added to a Library of components



### Programmable Interface → Library

- In Windows, Create a directory (for example) "MyLibrary"
- Inside, create a directory (for example) "Avalon\_PWM\_MSE"
- Copy inside just the VHDL of the interface (for example)
   "Avalon\_PWM.vhd



Now we have to add this component in the Library of SOPC system



### **SOPC Builder Create System with NIOSII**

## Adding New component in SOPC Builder

## And creating a NIOS II System



## **QuartusII/SOPC Builder Embedded System creation**

- In this example, we want to create new components and implement a full system with the following elements
  - NIOS II, standard version (middle)
  - ➤ (Serial)- JTAG
  - ➢ Memory Flash- EPCS16
  - SRAM, internal 16kBytes
  - PIO, Input Output separated
  - > PWM (2x) → need to create them in library before !!
  - > ODO (2x) → need to create them in library before !!



### **QuartusII/SOPC Builder Embedded System creation**

- Close the previous project and start a *New project*.
- i.e: "*RobotCyclone*" in a new directory
- Create New Bloc schematic  $\rightarrow$ 
  - Add component (*left-click-click* in the schematic window or
  - ➤ MegaWizard → Select: SOPC Builder





Allera SOFC Dulluer	Target	Clock Settings			
Create new component	Device Family: Cyclone	Name	Source	MHz	
■ Niosti Processor     ■ Bridges and Adapters		cik	External	50.0	Remove
⊒⊷FPGA4U					
Interface Protocols					
⊷Legacy Components     Momoriae and Mamoru Controller					
HMemories and Memory Controller     HMyOwnGroup	Use Module Name	Description	Clock	Base	End
±-Own Components					
n Peripherals					
	<				
Add	Remove Edit	🔺 Move Up	Move Down	dress Map	Filter
	e.				
Info: Your system is ready to generate					
) Info: Your system is ready togenerate					
) Info: Your system is ready togenerate					
Info: Your system is ready togenerate					
Info: Your system is ready to generate	Exit Help	Prev Next	Generate		

Select "Create New component" or New

(Depend on the software version)



- This operation is to tell to the Library manager the link between your programmable interface design and the Avalon maker.
- It has to know the function of all the defined signals.







- Go to the Signals tab
- In the column, for:
  - Name: Clk, Reset\_n
  - ➢ Interface → clock
  - ➢ Signal Type → clk, reset\_n
  - Name: avs\_...
  - ➢ Interface → avalon\_slave\_0
  - ➢ Signal Type → address, chipselect, …
  - Name: PWMa, PWMb
  - ➢ Interface → export\_0 (or new conduit Out)
  - ➢ Signal Type → export

	😃 Component Editor							
	File Templates							
	Introduction HDL Files	Signals Interfaces Component	Wizard					
	About Signals							
		Interface	Signal Type	Width	Direction			
	Cik	avalon slave 0	export	1	input			
	Reset n	aualon slaue 0	evport	1	innut			
		aualon elave 0	addrage	3	input			
		avalon_slave_0	aunort	4	inpot			
	ws_c.s		capoit	1	input			
	wa wa wata	avalon_slave_0	i eau	1	input			
			write	1	input			
	w avs_keadData	avaion_siave_u	readdata	16	output			
	🔟 avs_WriteData	avalon_slave_0	writedata	16	input			
	Component Editor							
	File Templates							
		<u></u>						
	Introduction HDL Files	Signals Interfaces Component W	izard					
n	About Signals							
		Interface	Signal Type	Width Dir	ection			
	🔣 Clk	clock	V cik V	1 input				
	🛛 Reset_n	clock	reset_n	1 input	t 🖌 🖌			
	🛛 🛛 avs_Address	avalon_slave_0	address	3 input	t			
	avs_CS	avalon_slave_0	chipselect	1 input	t 🚺			
	🛛 🖉 avs_Read	avalon_slave_0	read	1 input	t 🛛 🗖 🗕 🗖			
	🛛 avs_Write	avalon_slave_0	write	1 input	t 📕			
	💹 avs_ReadData	avalon_slave_0	readdata	16 outp	ut			
	🛛 avs_WriteData	avalon_slave_0	writedata	16 input	t 📕			
	🖉 PWMa	export_0	export	1 outp	ut			
	PWMb	export_0	export	1 outp	ut			
		And Cine al	Democra Ciencel					
•••/			Remove Signal					
, v v	Info: No errors or war	ainge						
		migs.						
		Help Prev	Next 🕨 Finish					
	20				751			
	30			7				
				COLE POL	YTECHNIQUE			

ÉDÉRALE DE LAUSANNE

<ul> <li>Go to the Interfaces tab</li> </ul>	🗵 Component Editor
<ul> <li>And make parameters for</li> </ul>	File Templates Introduction HDL Files Signals Interfaces Component Wizard b. About Interfaces
the interface:	▼ "clock" (Clock Input)       Name:       clock       Tune:       Clock Input
Clock Name: clock	Parameters (No parameters)
Conduit Output Name:	
export_0 (rename)	Associated Clock: clock v
Avalon Slave Name:	Name: avaion_slave_0 Type: Avaion Slave Associated Clock Clock
Avalon_slave_0	✓ Avaion Slave Settings
Slave addressing:	Minimum Arbitration Shares 1 Can receive stdout/stderr
DYNAMIC (!! NATIVE no more supported !!)	Avalon Slave Timing       Setup     0       Write Wait     0       Hold     0       Units     Cycles       Pipelined Transfers
Slave Timing:	Read Latency 0 Max Pending Read Transactions 0
Setup: 0 Hold: 0	Add Interface Remove Interfaces With No Signals Info: No errors or warnings.
Read Wait: 1, Write Wait: 0	Help I Prev Next Finish



- Go to the Component Wizard tab
- And enter your parameters
- Change the Component version for each new version
- Select your own component Group
- Finish
  - Your module can be now include on a design in SOPC

😃 Component Editor					
File Templates		_			
Introduction HDL Files	Signals Interfaces	Component Wizar	d		
About Component Wi:	zard				
Folder:	C:\altera\MyLibrary\Ay	alon PVVM MSE			¬
: Component Class Name:	Avalon pwm MSE				
Component Display Name:					
Component Version:	1.5		_		
Component Group:	MyOwnLibrary		~	•	
Description:	Avalon PVVM, dynamic	mode on 16 bits	,2		
Created by:	R.Beuchat ElG/LSN				
lcon:					
	.,. Name	Default Val	Editable	Туре	Tooltip
Peremetere	(No top level Verilo	g/VHDL paramet	ers)		
Parameters.					
	Add Parameter	Remove Para	ameter		
	Preview the Mizar	ч			
Info: No errors or warr	nings.				
-	-				
		Due 1 hlav		Finials	
		Prev		Finish	



## IP to be added to available interfaces

- In SOPC Builder:
  - If the new component is not available, it is necessary to add the path to the directory where the component file is located.
- Tools  $\rightarrow$  Options
- File → Refresh
   Component List...





## **SOPC Builder system integration**

 Add the following elements:  $\blacktriangleright$  Memories and ...  $\rightarrow$  On Chip Memory → RAM: select 32 bits and 16 kBytes  $\rightarrow$  Memories and ...  $\rightarrow$  Flash  $\rightarrow$  EPCS Flash ...  $\rightarrow$  Interface Protocol  $\rightarrow$  Serial  $\rightarrow$  JTAG UART  $\succ$ ..  $\rightarrow$  PIO, separate Input/Output, 8 bits >NIOSII processor  $\rightarrow$  /s,  $\succ$  Reset: in EPCS, > exception vector: in on-chip memory version Debug level2 >Add 2x your PWM, rename them ... L / ... R



## **SOPC Builder system integration**

🗏 Altera SOPC Builder - NIOSII_Cyclone.sopc (C:\Users\Rene\Laboratoires\Labo_Quartus_RobotCyclone\LaboCyclone_MSE08\CycloneRobot_MSE\NIOSII_Cyc 🔳 🗖 🔀						
File Edit Module System View Tools Nios II Help						
System Contents System Generation						
🖳 Altera SOPC Builder 🗾 📐	Target	Clock Settings				
Create new component	Device Family: Cyclone	Name	Source	MHz	Add	
		clk	External	50.0	Remove	
-Interface Protocols					TCHIOVE	
i∎⊷ASI						
i⊞⊷Ethernet						
⊞ -High Speed	Use Con Module Name	Description	Clock	Base End	IRQ	
⊟Serial	🗸 🗆 сри	Nios II Processor				
JTAG UART	instruction_mast	er Avalon Master	cik			
I SPI (3 Wire Serial)	data_master	Avalon Master		IRQ 0 IRC	י 31 ←ך	
<ul> <li>UART (RS-232 Serial Port)</li> </ul>	itag_debug_mod	ule Avalon Slave	5010	<b>0x00009000</b> 0x000097ff		
· Legacy Components		On-Chip Memory (RAM	or ROM)	-0		
Memories and Memory Controllers		JIAG HART	CIK	0x00004000 0x0000/111		
⊟Flash	avalon_itag_slav	/e Avalon Slave	clk	<b>0x0000a020</b> 0x0000a027		
CompactFlash Interface (True	🛛 🗹 📄 epcs_controller	EPCS Serial Flash Contr	roller		T I	
EPCS Serial Flash Controller	epcs_control_po	ort Avalon Slave	cik	■ 0x00009800 0x00009fff	1	
Flash Memory (CFI)	🛛 🗹 📄 pio	PIO (Parallel I/O)				
i ⊡On-Chip		Avalon Slave	cik	<b>0x0000a000</b> 0x0000a00f		
On-Chip FIFO Memory		Avaion_PVVM_MSE	cik	- 0-0000000 0×0000006		
CONCLUDE ON CHIP Memory (RAM or ROP		Avaion Slave	UIN	0,0000000000000000000000000000000000000		
	avalon_slave_0	Avalon Slave	clk	• 0x0000010 0x000001f		
Avalon_PVVM_MSE						
🖅 Own Components 🤤						
Corinhorolo						
Add	Remove	Edit	Move Down Address	Map Filter		
Vvarning: pio: PIO inputs are not hardwired in te	est bench. Undefined values will be read fi	rom PIO inputs during simulation.				
	Exit Help	🖣 Prev 🛛 Next 🕨	Generate			



## **SOPC Builder system integration**

- If you have problems (error) with address or IRQ →
   System → Auto assign Base Address / IRQ
  - System View Tools Nios II Help Auto-Assign Base Addresses Auto-Assign IRQs Insert Avalon-ST Adapters

- Generate → and wait few minutes
- The full Avalon system is automatically build and will generate a VHDL file
- A copy of the library components used will be added to your project
- *Exit* when terminate



### **Quartus II System**

- System with the NIOS
- Add Input/Output connectors




#### **Quartus II System**

• System with the NIOS + PLL

To change the input Clk frequency of 24 MHz to higher, the PLL component is used.





#### Quartus II System → PLL

- Instantiate add a component (*left-click-click*) and select the "MegaWizard Plug-In Manager"
- Give a Name (ie: MyPLL)



#### Quartus II System → PLL



- Input Clock: 24 MHz
- Output c0: 50MHz
- No Lock

#### • Finish

• Add it to your design



# **Full design**

We have to add the pin number: a script will do that !





# QuartusII Pinning assignement (fpga4u)

- Copie the .tcl file from fpga4u.epfl.ch in your project directory:
- <u>http://fpga4u.epfl.ch/images/b/be</u> /Pin\_assign\_FPGA4U.tcl
- $\rightarrow$  project directory
- Run the script Tools -> Tcl Scripts ...-





#### **Quartusll Embedded System creation**



Select the Pinassign\_robot... file and  $\rightarrow$  **Run** 



# Full design

Design with PLL, INPUT/OUTPUT and pin number Name the element from the .tcl file name:

- PWM\_RA, PWM\_RB, PWM\_LA, PWM\_LB
- PortA[7..0]
- Clk, Reset\_n



53

COLE POLYTECHNIQUE ÉDÉRALE DE LAUSANNE

## Compilation

- Compile your design:
- Processing  $\rightarrow$  Compiler Tools  $\rightarrow$  Start
- No error ??
- Congratulation the hardware is finish !!



堪 Altera SOPC Builder - NIOSII_Cyclone.sopc (C:\Users\Rene\Laboratoires\Labo_Quartus_R 🔳 🗖 🗙
Eile Edit <u>M</u> odule <u>System View</u> Iools Nios II <u>H</u> elp
System Contents System Generation
Options
System module logic will be created in Verilog.
Simulation. Create project simulator files. Run Simulator
Nigs HDE
🚵 Warning: pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Exit Help I Prev Next Cenerate

- Select the NIOSII IDE and go to the software part design.
- ≻ Since version 10 → SBT (Software Build Tools)



#### **NIOS IDE software design/debug**

# NIOS II IDE is the « old » tools SBT (Software Build Tools) is the new version

The functions are basically the same.



#### **Working space**

- Specify a Working Space directory:
- Suggestion Create a directory: WS In your project directory

Workspace Launcher	
Select a workspace	
Nios II IDE stores your projects in a folder called a workspace. Choose a workspace folder to use for this session.	
Workspace: C:\Users\Rene\Laboratoires\Labo_Quartus_RobotCyclone\LaboCyclone_NSE08\WS	Browse
Use this as the default and do not ask again	
	OK Cancel



• Wait a short time and ... Select Workbench at the right top to start.





- Ready for a software design
- File → NIOSII C/C++ Application

	Nios	II C/C++ - Nios II	DE	
	File Ed	t Navigate Search	Project Tools	Run Window Help
Nios II C/C++ - Nios II IDE	New	A	lt+Shift+N 🔸	🏫 Project
F <del>ile Edit Navigate</del> Search Project Tools Run Window Help	Ope	n File		Se una metra a tradición
i <mark>□ • □ • □ • ☆ • ☆ • ☆ • ☆ • ↓ ☆ • ↓ ☆ • ↓ ☆ • ↓ ☆ • ↓ ☆ • ↓ ☆ • ↓ ☆ • ↓ ☆ • ↓ ☆ • ↓ ☆ • ↓ ☆</mark>	📫 📑 Nios II C	e (	'trl+₩	Nios II C/C++ Application
Nios II C/C++ Projects × □	Clos	e All C	trl+Shift+W	Nios II System Library
	An outline is not available			Nios II User-Makerile C/C++ Application
H b ditera.components	E Save	e C	itrl+S	Nios II C/C++ Library
	Make Targets 8  Make Targets 8  Contact on the second sec			
i 0*				



• Select "Hello World Small" for a template

• Change the name, ie: "Robot"

	Nios II C/C++ Application
New Project	Choose (or create) a system library
Vios II C/C++ Application Click Finish to create application with a default system library as C:\Users\Rene\Laboratoires\Labo_Quartus_RoboCyclone\LaboCyclone_MSE08\eycloneRobot_MSE\software\hello_world_small Name: hello_world_small_0	I_0 Create a new system library named: Robot_systib
Specify Location Location: C:\Users\Rene\Laborat/ires\Labo_Quartus_RobotCyclone\LaboCyclone_MSE08\CycloneRobot_MSE\software Select Target Hardware.	This new system library project will be located relative to the application project.
SOPC Builder System PTF File       C:\Users\Rene\Laboratoires\Labo_Quartus_RobotCyclone\LaboCyclone_MSE08\CycloneRobotCycy	ot_MSE\NIOSII_Cyclone.ptf     Browse
Hello Freestanding Hello MicroC/OS-II Hello World Small Host File System Memory Test MicroC/OS-II Tutorial Simple Socket Server Tightly Coupled Memory Web Server Zip File System	allest memory footprint possible for a hello world application. device in your system's hardware.
	60 (PA

Next >

Finish

Cancel

COLE POLYTECHNIQUE ÉDÉRALE DE LAUSANNE

Next>

- A template project is created: Robot
- A library prepared (Robot\_syslib(...))
   → right click on the library folder
   Select Build Project → the library is built

Nios II C/C++ - hello_wo	orld_small.c - Nios II IDE		
File Edit Refactor Navigate	Search Project Tools Run V	Vindow Help   🏇 🕶 💽 🕶 🎴 🖬 🖄 🖉   🔂 🕶	🗈 🂽 Nios II C/C++
Nios II C/C++ Projects ×	New	_small.c 🛛 🦵 🗖	Coutline &
System.stf	Go Into Open in New Window Rebuild Index Active Build Configuration Build Project Clean Project	ns. It requires a SIDOUT device in your urpose of this example is to demonstrate application, using the Nios II HAL libr is hosted application is ~332 bytes by c ence design. For a more fully featured le, see the example titled "Hello World"	<ul> <li>Make Targets X</li> <li>Image: A start of the start</li></ul>
	P Conv	emory footprint of this example has beer	EPFI

COLE POLYTECHNIQUE

- Specifically the "system.h" file
- It contains hardware description parameters from SOPC





 In the "altera.components" the "*io.h*" file defines macro to access the hardware.





- In the "Robot" folder, the "*hello\_world\_small.c*" is a good starting point.
- Add those lines:
   *> #include "system.h"*
  - ➤ #include "io.h"





## NIOSII IDE, system.h

		🗆 сри	Nios II Processor		
		instruction_master	Avalon Master	cik	
		data_master	Avalon Master		IRQ 0 IRQ 3.
	$ \rightarrow \rightarrow $	jtag_debug_module	Avalon Slave		🖆 0x00009000 0x000097ff
		🗆 onchip_mem	On-Chip Memory (RAM or ROM)		
	$ \rightarrow \rightarrow $	s1	Avalon Slave	cik	🖆 0x00004000 0x00007fff
		🗆 jtag_uart	JTAG UART		
	$  \rightarrow  $	avalon_jtag_slave	Avalon Slave	cik	🖆 0x0000a020 0x0000a027
✓		epcs_controller	EPCS Serial Flash Controller		
	$\rightarrow$	epcs_control_port	Avalon Slave	cik	💣 0x00009800 0x00009fff
		🗆 pio	PIO (Parallel I/O)		
	$\rightarrow$	s1	Avalon Slave	cik	🖆 0x0000a000 0x0000a00f
<ul> <li>Image: A set of the set of the</li></ul>		🗆 Avalop, pwpi	Avaion_PVVM_MSE		
		avalon_slave_0	Avalon Slave	cik	
		🗆 Avalon_pwm_R 🔭	Avalon_PWM_MSE		
	$\hookrightarrow$	avalon_slave_0	Avalon Slave	cik	

- The addresses found in the "system.h" are generated from the SOPC description
  - #define AVALON\_PWM\_R\_TYPE "Avalon\_pwm\_MSE"
  - #define AVALON\_PWM\_R\_BASE 0x00000010
  - #define AVALON\_PWM\_R\_SPAN 16 ,

Size in byte used



# NIOSII IDE, io.h

From io.h:
#define IOWR\_16DIRECT(BASE, OFFSET, DATA) \
\_\_builtin\_sthio (\_\_IO\_CALC\_ADDRESS\_DYNAMIC ((BASE), (OFFSET)), (DATA))





#### NIOSII IDE, io.h $\rightarrow$ Dynamic access

From io.h:

/\* Dynamic bus access functions \*/

#define \_\_IO\_CALC\_ADDRESS\_DYNAMIC(BASE, OFFSET) \
 ((void \*)(((alt\_u8\*)BASE) + (OFFSET)))

BASE, OFFSET: Byte unit

#define IORD\_32DIRECT(BASE, OFFSET) \

\_\_builtin\_Idwio (\_\_IO\_CALC\_ADDRESS\_DYNAMIC ((BASE), (OFFSET))) #define IORD\_16DIRECT(BASE, OFFSET) \

\_\_builtin\_ldhuio (\_\_IO\_CALC\_ADDRESS\_DYNAMIC ((BASE), (OFFSET))) #define IORD\_8DIRECT(BASE, OFFSET) \

\_\_builtin\_ldbuio (\_\_IO\_CALC\_ADDRESS\_DYNAMIC ((BASE), (OFFSET)))

#define IOWR\_32DIRECT(BASE, OFFSET, DATA) \

\_\_builtin\_stwio (\_\_IO\_CALC\_ADDRESS\_DYNAMIC ((BASE), (OFFSET)), (DATA)) #define IOWR\_16DIRECT(BASE, OFFSET, DATA) \

\_\_builtin\_sthio (\_\_IO\_CALC\_ADDRESS\_DYNAMIC ((BASE), (OFFSET)), (DATA)) #define IOWR\_8DIRECT(BASE, OFFSET, DATA) \

\_\_builtin\_stbio (\_\_IO\_CALC\_ADDRESS\_DYNAMIC ((BASE), (OFFSET)), (DATA))



#### NIOSII IDE, io.h → Dynamic access

From io.h:

/\* Dynamic bus access functions \*/

Byte address

#define \_\_IO\_CALC\_ADDRESS\_DYNAMIC(BASE, OFFSET) \
 ((void \*)(((alt\_u8\*)BASE) + (OFFSET)))

Calculate byte address from Base (peripheral/memory) address and byte offset in this peripheral/memory #define IORD\_32DIRECT(BASE, OFFSET) \

\_\_builtin\_ldwio (\_\_IO\_CALC\_ADDRESS\_DYNAMIC ((BASE), (OFFSET)))

- ≻ Idwio → load word (32 bits) i/o transfer
- $\succ$  Idhuio  $\rightarrow$  load half-word (16 bits) unsigned i/o transfer
- > Idbuio  $\rightarrow$  load byte (8 bits) unsigned i/o transfer
- Id : load from per./mem. to processor
- > st : store from processor to per./mem.



#### NIOSII IDE, , io.h → Native access

From io.h:

#### /\* Native bus access functions \*/

#define \_\_IO\_CALC\_ADDRESS\_NATIVE(BASE, REGNUM) \
 ((void \*)(((alt\_u8\*)BASE) + ((REGNUM) \* (SYSTEM\_BUS\_WIDTH/8))))

#define IORD(BASE, REGNUM) \
 \_\_builtin\_Idwio (\_\_IO\_CALC\_ADDRESS\_NATIVE ((BASE), (REGNUM)))
#define IOWR(BASE, REGNUM, DATA) \
 \_\_builtin\_stwio (\_\_IO\_CALC\_ADDRESS\_NATIVE ((BASE), (REGNUM)), (DATA))

The accesses are only on 32 bits (SYSTEM\_BUS\_WIDTH)

- BASE is the (Byte) address of the selected device
- REGNUM is the offset address inside the selected device
- DATA is the value to transfer



- Now you need to connect the robot through the JTAG interface
- Tools → QuartusII Programmer
- Select xxx.sof file to program
- Install the Hardware for JTAG interface (ByteBlaster)

 Tools
 Run
 Window
 Help

 Image: State of the state of

- Start
- The hardware part is downloaded

Hardware Setup	D ByteBlaster [LPT1]					Mod	le: JTAG		•	Progres	s:	0%
Enable real-time ISP to allow background programming (for MAX II devices)												
Start	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine	Security Bit	Erase	ISP CLAMP	
Stop	C:/Users/Rene/Laborat	EP1C12Q240	0040C4D9	FFFFFFF	V							
Auto Detect												
Delete												
Add File												
Change File												
Save File												
Add Device												
Up												
Down												
pe Messag	re											

In the NIOS IDE:

Specify the hardware to use through the JTAG interface

- Select the library
- Run  $\rightarrow$  Debug
- NIOSII hardware









In the NIOS IDE:

Specify the hardware to use through the JTAG interface

#### Now we are ready to debug



#### **Memory Mapping on Avalon Bus**

### Memory Mapping Dynamic -Memory Mapping Native



#### Memory Mapping on Avalon Bus

- What is the problem ?
  - Master can be of different data bus sizes: ex: 16, 32, 64 bits
  - Slave can have different bus size: 8, 16, 32, 64, 128, 256, 512 or 1024 bits !!
- What represent a Master address
- What represent a Slave address in:
  - Dynamic model
  - Native model



#### Memory Mapping on Avalon Bus

- Rules:
- Master provide Addresses in the range of 1..32 bits (i.e. 32 bits): A[31..0]
- The Master address is a BYTE address
  - ➤→ if the address is incremented by 1, the next BYTE is selected by the master
  - $\rightarrow$  mode little-endian with NIOSII
- The BE[]: Byte Enable signals specify the bytes to transfer on a word address



#### Master view of memory addresses (little-endian)

Example of a 16 bits data in memories of different sizes, with the value 0x5678:
 >0x78 at byte address 0x1000, and
 >0x56 at byte address 0x1001



COLE POLYTECHNIQUE ÉDÉRALE DE LAUSANNE

#### **Slave view** of memory addresses (little-endian)

- The address provided by the Avalon bus to a slave is a slave word address
- Ex. Slave with 16 bytes space
- 16 bytes  $\rightarrow$  8 doublets  $\rightarrow$  4 quadlets  $\rightarrow$  2 octlets





- The master view is independent of the slave view, the Avalon bus adapt the different cases
- For processor view (C/assembly programming) the addresses are Bytes addresses
- For hardware programmable interface the view is a word address with selected Bytes Enable
- Needed Multiplexers are provided by the Avalon bus and automatically generated by SOPC Builder

Master		Slave 8 bits 16 Bytes space	Slave 16 bits 8 doublet space	Slave 32 bits 4 quadlet space
A[310]	$\rightarrow$	Avm_A[30]	Avm_A[31]	Avm_A[32]
Slave receive	$\rightarrow$	Avs_A[30]	Avs_A[20]	Avs_A[10]



- Ex: Master 32 bits, slave 16 bits:
  - $\ge Avm_A[3] \rightarrow Avs_A[2]$
  - $> Avm_A[2] \rightarrow Avs_A[1]$
  - $> Avm_A[1] \rightarrow Avs_A[0]$
  - $> Avm_A[0] \rightarrow not connected$

Master		Sla 8 do	ave 16 bits oublet space	
A[310]	$\rightarrow$	Av	rm_A[31]	
Slave receive	$\rightarrow$	Av	/s_A[20]	



#### **DYNAMIC Model**

	Master 32 bits						Slave	16 bits
Avm_ A[0]	3	2	1	0	Avm_	Avs_	1	0
0000					0000	000		
0100					0010	001		
1000					0100	010		
1100					0110	011		
					1000	100		
					1010	101		
					1100	110		
					1110	111		



#### NATIVE Model

Bytes master offset 3 and 2 not available to 16 bits slaves!

		Master 32 bits						Slave	16 bits
Avm_ A[0]	3	2	1	0		Avm_	Avs_	1	0
0000						0000	000		
0100						0100	001		
1000						1000	010		
1100						1100	011		



#### NIOSII IDE, io.h $\rightarrow$ Dynamic access

From io.h:

/\* Dynamic bus access functions \*/

#define \_\_IO\_CALC\_ADDRESS\_DYNAMIC(BASE, OFFSET) \
 ((void \*)(((alt\_u8\*)BASE) + (OFFSET)))

BASE, OFFSET: Byte unit

#define IORD\_32DIRECT(BASE, OFFSET) \

\_\_builtin\_Idwio (\_\_IO\_CALC\_ADDRESS\_DYNAMIC ((BASE), (OFFSET))) #define IORD\_16DIRECT(BASE, OFFSET) \

\_\_builtin\_ldhuio (\_\_IO\_CALC\_ADDRESS\_DYNAMIC ((BASE), (OFFSET))) #define IORD\_8DIRECT(BASE, OFFSET) \

\_\_builtin\_ldbuio (\_\_IO\_CALC\_ADDRESS\_DYNAMIC ((BASE), (OFFSET)))

#define IOWR\_32DIRECT(BASE, OFFSET, DATA) \

\_\_builtin\_stwio (\_\_IO\_CALC\_ADDRESS\_DYNAMIC ((BASE), (OFFSET)), (DATA)) #define IOWR\_16DIRECT(BASE, OFFSET, DATA) \

\_\_builtin\_sthio (\_\_IO\_CALC\_ADDRESS\_DYNAMIC ((BASE), (OFFSET)), (DATA)) #define IOWR\_8DIRECT(BASE, OFFSET, DATA) \

\_\_builtin\_stbio (\_\_IO\_CALC\_ADDRESS\_DYNAMIC ((BASE), (OFFSET)), (DATA))


# NIOSII IDE, io.h $\rightarrow$ Dynamic access



- ≻ Idwio → Ioad word (32 bits) i/o transfer
- ➤ Idhuio → load half-word (16 bits) unsigned i/o transfer
- $\succ$  Idbuio  $\rightarrow$  load byte (8 bits) unsigned i/o transfer
- Id : load from per./mem. to processor
- > st : store from processor to per./mem.



# NIOSII IDE, io.h → Native access

From io.h:

## /\* Native bus access functions \*/

```
#define __IO_CALC_ADDRESS_NATIVE(BASE, REGNUM) \
  ((void *)(((alt_u8*)BASE) + ((REGNUM) * (SYSTEM_BUS_WIDTH/8))))
```

#define IORD(BASE, REGNUM) \
 \_\_builtin\_Idwio (\_\_IO\_CALC\_ADDRESS\_NATIVE ((BASE), (REGNUM)))
#define IOWR(BASE, REGNUM, DATA) \
 builtin\_stwio (\_\_IO\_CALC\_ADDRESS\_NATIVE ((BASE), (REGNUM)), (DATA))

### The accesses are only on 32 bits (SYSTEM\_BUS\_WIDTH) from master

- BASE is the (Byte) address of the selected device
- REGNUM is the offset address inside the selected device
- DATA is the value to transfer

#### The slaves are mapped to SYSTEM\_BUS\_WIDTH

