This course addresses the main aspects of the modeling of digital and mixed-signal hardware components and systems using the VHDL and the VHDL-AMS modeling languages. This includes VHDL modeling for RTL synthesis and developing virtual prototypes using VHDL-AMS models.