This course addresses the modeling of digital hardware components from the RTL level to more abstract system level and the functional verification of such components. The course focuses on the use of the VHDL hardware description language with a few examples of SystemVerilog and SystemC models.
- Professor: Alain Vachoux
