

















KEY[3..0] 3.6
 SW[9..0] 3.7





Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	ADC, PS2, IR Tx, IR Rx	C
Date:	Monday, March 24, 2014	Sheet 21 of 30






terasic

Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title		
DE1-SoC Board		
Size	Document Number	Rev
B	1 Gagabit Ethernet	C
Date:	Monday, March 24, 2014	Sheet 23 of 30

bus-powered & internal OSC




- HPS_SD_DATA0 5
- HPS_SD_DATA1 5
- HPS_SD_DATA2 5
- HPS_SD_DATA3 5
- HPS_SD_CMD 5
- HPS_SD_CLK 5

Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	UART to USB, SD CARD	C
Date:	Monday, March 24, 2014	Sheet 24 of 30


HPS_I2C1_SDAT 5,26
 HPS_I2C1_SCLK 5,26
 HPS_GSENSOR_INT 5

Digital Accelerometer




HPS_I2C2_SCLK 5
 HPS_I2C2_SDAT 5
 HPS_SPIM_MOSI 5
 HPS_SPIM_CLK 5
 HPS_SPIM_SS 5
 HPS_SPIM_MISO 5
 HPS_LTC_GPIO 5

LTC 2x7 Connector




Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	Accelerometer, LTC Connector	C
Date:	Monday, March 24, 2014	Sheet 25 of 30




HPS Cold Reset

LOW --> NC to/from COM = ON and NO to/from COM = OFF
 HIGH --> NC to/from COM = OFF and NO to/from COM = ON




I2C Multiplexer




HPS Warm Reset




HPS User LED




HPS User Button

 Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	I2C Multiplexer, HPS BUTTON, HPS LED	C
Date:	Monday, March 24, 2014	Sheet 26 of 30




3.3V / 5A
 Ramp Time = 1 msec
 Switching Frequency : 988KHz

VCC1P1_PGOOD 27.29




3.3V / 4A
 Ramp Time = 2.4 msec
 Switching Frequency : 1MHz



5V / 4A
 Ramp Time = 2.4 msec
 Switching Frequency : 1MHz

Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size B	Document Number Power - 5V, 3.3V	Rev C
Date:	Monday, March 24, 2014	Sheet 28 of 30




2.5V / 3A
Ramp Time
Tsoft-start = 2 msec

1.5V / 3A
Ramp Time
Tsoft-start = 2 msec


Switching Frequency : 988KHz

9V / 500mA




Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	Power - 9V, 2.5V, 1.5V	C
Date:	Monday, March 24, 2014	Sheet 29 of 30


1.2V / 1.1A
Ramp Time = 0.8msec



DDR3 VTT, VREF



1.8V / 1.1A
Ramp Time = 1.2 msec



Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size B	Document Number	Rev C
	Power - 1.2V, 1.8V, DDR3 VREF, DDR3 VTT	
Date:	Monday, March 24, 2014	Sheet 30 of 30