



Modularity through Memory Virtualization

Prof. George Candea

School of Computer & Communication Sciences

Objectives

- Understand memory virtualization
 - *the coolest form of modularization we have in operating systems*
- Understand more deeply the role played by naming in modularization
- Start developing a “system designer” mindset

Outline

- Enforced modularity
- Page tables
 - *Directory for mapping memory names (VA) to memory locations (PA)*
- Caching
- Constants in systems design

Enforced Modularity

Modularity Recap

- Names or not?
 - *Memory address names a memory location*
 - *Pointer*
 - `void*` names a memory location
 - `int*` names the location of an integer
 - *Virtual address names a physical memory location*
- Enforced modularity
 - *module boundaries provided by a mechanism external to the modules*

Enforced vs. Soft Modularity

- Module X interacts with module Y
 - *Encapsulation demands of X: module Y does not write to memory pages other than its own*
- Three options for enforced modularity?
 - *(a) Y is written carefully* ✘
 - *(b) The compiler used to compile Y guarantees it* ✔ *if X and Y share compiler*
 - *(c) Y's language runtime / interpreter guarantees it* ✔ *if X and Y share runtimes*

Role of Trust in Enforcing Modularity

- Further modularization options for X and Y
 - *(d) Y runs in a separate process / address space*
 - *(e) Y runs in a separate VM*
 - *(f) Y runs on a separate physical machine*
 - *(g) Y runs on an air-gapped machine*
- Enforced modularity = module boundaries provided by a mechanism external to the modules trusted by all modules

Virtual Memory & Page Tables









Diagram courtesy of <http://pages.cs.wisc.edu/~remzi/OSTEP>









$2^9=512$ entries
8 bytes / entry

Hierarchy of name directories:

- scalability for sparse namespaces
- locality of reference








Hierarchy of name directories:

- scalability for sparse namespaces
- locality of reference

Root of hierarchy









Hierarchy of name directories:

- scalability for sparse namespaces
- locality of reference

Root of hierarchy





Hierarchy of name directories:


- scalability for sparse namespaces
- locality of reference


Root of hierarchy


Execute disabled

Global
Page attribute type
Dirty
Accessed
Caching disabled
Write-through caching
User / Supervisor
Write / Read-only
Present

66665555555555											M ¹ M-1		333222222222221111111111111111											21098765432109876543210													
Reserved											Address of PML4 table											Ignored			P C D	P W T	Ign.	CR3									
X D 3	Ignored											Rsvd.	Address of page-directory-pointer table											Ign.	Rsvd	I gn	A	P C D	P W T	U / S	R / W	1	PML4E: present				
Ignored																							0	PML4E: not present													
X D	Prot. Key	Ignored											Rsvd.	Address of 1GB page frame	Reserved											P A T	Ign.	G	1	D	A	P C D	P W T	U / S	R / W	1	PDPTE: 1GB page
X D	Ignored											Rsvd.	Address of page directory											Ign.	0	I gn	A	P C D	P W T	U / S	R / W	1	PDPTE: page directory				
Ignored																							0	PDPTE: not present													
X D	Prot. Key	Ignored											Rsvd.	Address of 2MB page frame	Reserved											P A T	Ign.	G	1	D	A	P C D	P W T	U / S	R / W	1	PDE: 2MB page
X D	Ignored											Rsvd.	Address of page table											Ign.	0	I gn	A	P C D	P W T	U / S	R / W	1	PDE: page table				
Ignored																							0	PDE: not present													
X D	Prot. Key	Ignored											Rsvd.	Address of 4KB page frame											Ign.	G	P A T	D	A	P C D	P W T	U / S	R / W	1	PTE: 4KB page		
Ignored																							0	PTE: not present													







Page size trade-offs:

Bigger pages => fewer PTEs => less memory for PTs => fewer TLB misses

Smaller pages => less internal fragmentation

(UltraSPARC up to 16 GiB pages)

Execute disabled

Global
Page attribute type
Dirty
Accessed
Caching disabled
Write-through caching
User / Supervisor
Present / Read-only

66665555555555										M ¹ M-1		3332222222222111111111111111										210987654321098765432109876543210										
Reserved ²										Address of PML4 table										Ignored			P C D	P W T	Ign.	CR3						
X D 3	Ignored			Rsvd.	Address of page-directory-pointer table										Ign.	Rsvd	Ign	A	P C D	P W T	U S	R / W	1	PML4E: present								
Ignored																			0	PML4E: not present												
X D	Prot. Key ⁴	Ignored			Rsvd.	Address of 1GB page frame					Reserved					P A T	Ign.	G	1	D	A	P C D	P W T	U S	R / W	1	PDPTPE: 1GB page					
X D	Ignored			Rsvd.	Address of page directory										Ign.	0	Ign	A	P C D	P W T	U S	R / W	1	PDPTPE: page directory								
Ignored																			0	PDTPE: not present												
X D	Prot. Key ⁴	Ignored			Rsvd.	Address of 2MB page frame					Reserved					P A T	Ign.	G	1	D	A	P C D	P W T	U S	R / W	1	PDE: 2MB page					
X D	Ignored			Rsvd.	Address of page table										Ign.	0	Ign	A	P C D	P W T	U S	R / W	1	PDE: page table								
Ignored																			0	PDE: not present												
X D	Prot. Key ⁴	Ignored			Rsvd.	Address of 4KB page frame										Ign.	G	P A T	D	A	P C D	P W T	U S	R / W	1	PTE: 4KB page						
Ignored																			0	PTE: not present												

Execute disabled

Global
Page attribute type
Dirty
Accessed
Caching disabled
Write-through caching
User / Supervisor
Present / Read-only

6	6	6	5	5	5	5	5	5	5	5	5		M ¹	M-1		3	3	3	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	0	9	8	7	6	5	4	3	2	1	0	
Reserved ²														Address of PML4 table														Ignored				P	P			CR3													
X	Ignored												Rsvd.	Address of page-directory-pointer table														Ign.	Rsvd	Ign	A	P	P			PML4E: present													
Ignored														Ignored														Ignored								PML4E: not present													
X	Prot. Key ⁴	Ignored												Rsvd.	Address of 1GB page frame				Reserved				P	A	T	Ign.	G	1	D	A	P	P			PDPTE: 1GB page														
X	Ignored												Rsvd.	Address of page directory														Ign.	0	Ign	A	P	P			PDPTE: page directory													
Ignored														Ignored														Ignored								PDPTE: not present													
X	Prot. Key ⁴	Ignored												Rsvd.	Address of 2MB page frame				Reserved				P	A	T	Ign.	G	1	D	A	P	P			PDE: 2MB page														
X	Ignored												Rsvd.	Address of page table														Ign.	0	Ign	A	P	P			PDE: page table													
Ignored														Ignored														Ignored								PDE: not present													
X	Prot. Key ⁴	Ignored												Rsvd.	Address of 4KB page frame														Ign.	G	P	A	T	D	A	P	P			PTE: 4KB page									
Ignored														Ignored														Ignored								PTE: not present													

Execute disabled

Global
Page attribute type
Dirty
Accessed
Caching disabled
Write-through caching
User / Supervisor
Present / Read-only

6666555555555555											M ¹ M-1		33322222222222111111111111111111											210987654321098765432109876543210																
Reserved ²											Address of PML4 table											Ignored			P C D	P W T	Ign.	CR3												
X D 3	Ignored											Rsvd.		Address of page-directory-pointer table											Ign.			R s v d	I g n	A	P C D	P W T	U / S	R / W	1	PML4E: present				
Ignored																											0	PML4E: not present												
X D	Prot. Key ⁴	Ignored											Rsvd.		Address of 1GB page frame											Reserved			P A T	Ign.	G	1	D	A	P C D	P W T	U / S	R / W	1	PDPTPE: 1GB page
X D	Ignored											Rsvd.		Address of page directory											Ign.			0	I g n	A	P C D	P W T	U / S	R / W	1	PDPTPE: page directory				
Ignored																											0	PDTPE: not present												
X D	Prot. Key ⁴	Ignored											Rsvd.		Address of 2MB page frame											Reserved			P A T	Ign.	G	1	D	A	P C D	P W T	U / S	R / W	1	PDE: 2MB page
X D	Ignored											Rsvd.		Address of page table											Ign.			0	I g n	A	P C D	P W T	U / S	R / W	1	PDE: page table				
Ignored																											0	PDE: not present												
X D	Prot. Key ⁴	Ignored											Rsvd.		Address of 4KB page frame											Ign.			G	P A T	D	A	P C D	P W T	U / S	R / W	1	PTE: 4KB page		
Ignored																											0	PTE: not present												

Execute disabled

Global
Page attribute type
Dirty
Accessed
Caching disabled
Write-through caching
User / Supervisor
Present / Read-only

6	6	6	6	5	5	5	5	5	5	5	5	5	5	5		M ¹	M-1			3	3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	1	1	1	0	9	8	7	6	5	4	3	2	1	0		
Reserved ²																	Address of PML4 table																	Ignored				P C D	P W T	Ign.	CR3																	
X	D	Ignored																	Rsvd.	Address of page-directory-pointer table																	Ign.	Rsvd	Ign	A	P C D	P W T	U / S	R / W	1	PML4E: present												
Ignored																																0	PML4E: not present																									
X	D	Prot. Key ⁴	Ignored																	Rsvd.	Address of 1GB page frame																	Reserved	P A T	Ign.	G	1	D	A	P C D	P W T	U / S	R / W	1	PDPT: 1GB page								
X	D	Ignored																	Rsvd.	Address of page directory																	Ign.	0	Ign	A	P C D	P W T	U / S	R / W	1	PDPT: page directory												
Ignored																																0	PDTPE: not present																									
X	D	Prot. Key ⁴	Ignored																	Rsvd.	Address of 2MB page frame																	Reserved	P A T	Ign.	G	1	D	A	P C D	P W T	U / S	R / W	1	PDE: 2MB page								
X	D	Ignored																	Rsvd.	Address of page table																	Ign.	0	Ign	A	P C D	P W T	U / S	R / W	1	PDE: page table												
Ignored																																0	PDE: not present																									
X	D	Prot. Key ⁴	Ignored																	Rsvd.	Address of 4KB page frame																	Ign.	G	P A T	D	A	P C D	P W T	U / S	R / W	1	PTE: 4KB page										
Ignored																																0	PTE: not present																									

4 x 100 ns table lookup +
1 x 100 ns access =
500 ns =
~1,500 instructions @ 3 GHz clock

I could be doing a lot of useful work
while waiting to read memory !



What to do ?


Caching


Key Issues in Caching


- Locality
 - *temporal (reuse within short amount of time)*
 - *spatial (use shortly physically nearby data)*
- Replacement algorithm
 - *LRU, Time-aware LRU in CDNs, Least-frequent LRU in CDNs, MRU in scanning big data*
- Write-through vs. write-back
- Working set
- Direct-mapped vs. partially associative vs. fully associative
- Size vs. speed trade-off

Intel Skylake Microarchitecture











Cache the translations of names using TLB
 Split TLB to exploit access locality and on-chip location
 Technology trade-offs: speed vs. cost




Read from L1 = 3-4 cycles
Read from L2 = 10-12 cycles
Read from L3 = 30-80 cycles
Read from RAM = 100-150 cycles



What happens to TLB on an address-space switch?
 (i.e., source namespace differs => CR3 root of namespace changes)

Clear TLB
 vs.
 Process-context identifiers



This is HW-managed TLB !

In SW-managed TLB (MIPS, SPARC, ...)

- TLB miss -> exception to OS
- OS walks PTs, populates TLB
- trade-offs re. layer to delegate to
- TLB size vs. memory size trade-off is workload-dependent => hard!

Indexing and Tagging in Caches

- Index into cache → check the tag
- Types of caches
 - *PIPT (Physically indexed / Physically tagged)*
 - *VIVT (Virtually indexed / Virtually tagged)*
 - *VIPT (Virtually indexed / Physically tagged)*
 - ~~*PIVT (Physically indexed / Virtually tagged)*~~
- Caches on x86
 - *L1 is VIPT*
 - *L2 and L3 are PIPT*

Constants in System Design

Systems “Constants” (CPU cycles)

- Register-register ADD/OR/etc. < 1 CPU cycle
- Memory write ~1 cycle
- Correctly / incorrectly predicted "if" branch = 1 cycle / 10-20 cycles
- L1 / L2 / L3 / main RAM read = 3-4 cycles / 10-12 cycles / 30-80 cycles / 100-150 cycles
- TLB hit / miss = 0.5 - 1 cycle / 7-21 cycles
- CAS = 15-30 cycles
- C function direct / indirect call = 15-30 cycles / 20-50 cycles
- Kernel syscall = 1,000 - 1,500 cycles
- Thread context switch (direct costs) = 2,000 cycles
- On NUMA, different-socket mem hierarchy access is 3 - 10x that of non-NUMA

Systems “Constants” (absolute time)

- L1 / L2 / main RAM reference = 1 / 4 / 100 ns
- Mutex lock or unlock = 17 ns
- Branch misprediction = 3 ns
- Send 2KB (2,000 bytes) over commodity network = 88 ns
- Compress 1 KB with Snappy = 2,000 ns = 2 microsec
- SSD random read = 16,000 ns = 16 microsec
- Read 1 MB sequentially from RAM = 5,000 ns = 5 microsec
- Packet roundtrip in same datacenter < 50 microsec
- Read 1 MB sequentially from SSD = 78 microsec
- Seek on magnetic disk = 3 millisec
- Read 1 MB sequentially from magnetic disk = 1 millisec
- Packet roundtrip CA -> Amsterdam -> CA = 150 millisec