





Cyclone V SoC Development & Education Board (DE0-Nano-SoC)

PAGE	CONTENT
01	Cover Page
02	Block Diagram
03	FPGA IO Bank3, 4, 5 and 8
04	FPGA IO Bank 6 (HPS DDR3)
05	FPGA IO Bank 7 (HPS Peripheral Device)
06	FPGA Clock In/Out and Clock Generator
07	FPGA Configuration and EPCS device
08	FPGA Power
09	FPGA Decoupling
10	USB Blaster II
11	JTAG Chain
12	HPS Peripheral : DDR3 SDRAM
13	HPS Peripheral : UART to USB and SD Card Socket
14	HPS Peripheral : USB OTG
15	HPS Peripheral : Gigabit Ethernet
16	HPS Peripheral : Accelerometer & LTC Expansion Header
17	HPS Peripheral : Reset Circuit, Button and LED
18	FPGA : ADC1 (LTC2308) for 8-channel Analog Expansion Header and Arduino Analog input
19	FPGA : GPIO, Analog and Arduino UNO Expansion Header
20	FPGA : Button, Switch and LED
21	Power - 1.1V, 5V
22	Power - 2.5V, 3.3V
23	Power - 1.2V, 1.5V, 1.8V, 9V
24	









User Interface (FPGA)



GPIO





Arduino Digital Interface




terasic Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title		
DE0-Nano-SoC Board		
Size	Document Number	Rev
B	FPGA Bank 3, 4, 5, 8	A1
Date:	Tuesday, January 06, 2015	Sheet 3 of 23

DDR3 Interface (HPS)



HPS_DDR3_ADDR0	C28	HPS_DDR/HPS_A_0
HPS_DDR3_ADDR1	B28	HPS_DDR/HPS_A_1
HPS_DDR3_ADDR2	E26	HPS_DDR/HPS_A_2
HPS_DDR3_ADDR3	D26	HPS_DDR/HPS_A_3
HPS_DDR3_ADDR4	J21	HPS_DDR/HPS_A_4
HPS_DDR3_ADDR5	J20	HPS_DDR/HPS_A_5
HPS_DDR3_ADDR6	C26	HPS_DDR/HPS_A_6
HPS_DDR3_ADDR7	B26	HPS_DDR/HPS_A_7
HPS_DDR3_ADDR8	F26	HPS_DDR/HPS_A_8
HPS_DDR3_ADDR9	F25	HPS_DDR/HPS_A_9
HPS_DDR3_ADDR10	A24	HPS_DDR/HPS_A_10
HPS_DDR3_ADDR11	B24	HPS_DDR/HPS_A_11
HPS_DDR3_ADDR12	D24	HPS_DDR/HPS_A_12
HPS_DDR3_ADDR13	C24	HPS_DDR/HPS_A_13
HPS_DDR3_ADDR14	G23	HPS_DDR/HPS_A_14
	F24	HPS_DDR/HPS_A_15
HPS_DDR3_CK_P	N21	HPS_DDR/HPS_CK
HPS_DDR3_CK_N	N20	HPS_DDR/HPS_CkN
HPS_DDR3_CKE	L28	HPS_DDR/HPS_CKE_0
HPS_DDR3_CKE1	K28	HPS_DDR/HPS_CKE_1
HPS_DDR3_BA0	A27	HPS_DDR/HPS_BA_0
HPS_DDR3_BA1	H25	HPS_DDR/HPS_BA_1
HPS_DDR3_BA2	G25	HPS_DDR/HPS_BA_2
HPS_DDR3_RAS_N	A25	HPS_DDR/HPS_RASn
HPS_DDR3_CAS_N	A26	HPS_DDR/HPS_CASn
HPS_DDR3_WE_N	E25	HPS_DDR/HPS_WEn
HPS_DDR3_CS_N	L21	HPS_DDR/HPS_CSn_0
HPS_DDR3_CS1_N	L20	HPS_DDR/HPS_CSn_1
HPS_DDR3_ODT	D28	HPS_DDR/HPS_ODT_0
HPS_DDR3_ODT1	G26	HPS_DDR/HPS_ODT_1
HPS_DDR3_DQ16	N24	HPS_DDR/HPS_DQ_16
HPS_DDR3_DQ17	N25	HPS_DDR/HPS_DQ_17
HPS_DDR3_DQ18	T28	HPS_DDR/HPS_DQ_18
HPS_DDR3_DQ19	U28	HPS_DDR/HPS_DQ_19
HPS_DDR3_DQ20	N26	HPS_DDR/HPS_DQ_20
HPS_DDR3_DQ21	N27	HPS_DDR/HPS_DQ_21
HPS_DDR3_DQ22	R27	HPS_DDR/HPS_DQ_22
HPS_DDR3_DQ23	V27	HPS_DDR/HPS_DQ_23
HPS_DDR3_DQS_P2	T19	HPS_DDR/HPS_DQS_2
HPS_DDR3_DQS_N2	T18	HPS_DDR/HPS_DQSn_2
HPS_DDR3_DM2	W28	HPS_DDR/HPS_DM_2
HPS_DDR3_DQ24	R26	HPS_DDR/HPS_DQ_24
HPS_DDR3_DQ25	R25	HPS_DDR/HPS_DQ_25
HPS_DDR3_DQ26	AA28	HPS_DDR/HPS_DQ_26
HPS_DDR3_DQ27	W26	HPS_DDR/HPS_DQ_27
HPS_DDR3_DQ28	R24	HPS_DDR/HPS_DQ_28
HPS_DDR3_DQ29	T24	HPS_DDR/HPS_DQ_29
HPS_DDR3_DQ30	Y27	HPS_DDR/HPS_DQ_30
HPS_DDR3_DQ31	AA27	HPS_DDR/HPS_DQ_31
HPS_DDR3_DQS_P3	U19	HPS_DDR/HPS_DQS_3
HPS_DDR3_DQS_N3	T20	HPS_DDR/HPS_DQSn_3
HPS_DDR3_DM3	AB28	HPS_DDR/HPS_DM_3



J25	HPS_DDR3_DQ0
J24	HPS_DDR3_DQ1
E28	HPS_DDR3_DQ2
D27	HPS_DDR3_DQ3
K26	HPS_DDR3_DQ4
G27	HPS_DDR3_DQ5
F28	HPS_DDR3_DQ7
R17	HPS_DDR3_DQS_P0
R16	HPS_DDR3_DQS_N0
G28	HPS_DDR3_DM0
K25	HPS_DDR3_DQ8
L25	HPS_DDR3_DQ9
J27	HPS_DDR3_DQ10
J28	HPS_DDR3_DQ11
M27	HPS_DDR3_DQ12
M26	HPS_DDR3_DQ13
M28	HPS_DDR3_DQ14
N28	HPS_DDR3_DQ15
R19	HPS_DDR3_DQS_P1
R18	HPS_DDR3_DQS_N1
P28	HPS_DDR3_DM1
U15	U16
U16	AC27
AC27	V24
T26	U25
U25	AC28
AC28	V25
V25	V19
V19	V20
V20	AE27
AE27	AD28
V18	V17
V17	AE28
M25	K27
K27	R20
R20	R21
R21	R28
R28	P26
P26	T17
T17	T16
T16	Y28
Y28	Y26
V28	HPS_DDR3_RESET_N


terasic Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: **DE0-Nano-SoC Board**


Size: B Document Number: FPGA Bank 6 Rev: A1

Date: Tuesday, January 06, 2015 Sheet: 4 of 23


UBS PHY Interface (ULPI)




Ethernet PHY Interface (RGMII)




SD Card Interface



UART Interface




HPS Reset




HPS Clock




HPS JTAG INTERFACE









Accelerometer Interface



LTC Interface



HPS Key and LED



U1M

CYCLONE V SoC BANK 7 (HPS)


Bank 7A
 VCCIO = 3.3V




Bank 7B
 VCCIO = 3.3V







Bank 7C
 VCCIO = 3.3V




Bank 7D
 VCCIO = 3.3V



5C5EMA4U23C6N



Default Setting: BOOTSEL[2:0]=101 (Boot from SD CARD)
 CLKSEL[1:0] = 00





terasic Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title
 DE0-Nano-SoC Board

Size
 B Document Number
 FPGA Bank 7 Rev A1



Date: Tuesday, January 06, 2015 **Sheet** 5 of 23

GPIO



Factory Default Configuration:
 50MHz x2
 25MHz x3
 24MHz x2

Clock Generator




- Y1 17 R47 18.2 CLK_UB2_24 **Default: 24MHz**
- Y2 15 R48 18.2 CLK_ENET_25 **Default: 25MHz**
- Y3 14 R49 18.2 CLK_USB_24 **Default: 24MHz**
- Y4 7 R54 18.2 HPS_CLK1_25 **Default: 25MHz**
- Y5 8 R55 18.2 HPS_CLK2_25 **Default: 25MHz**
- Y6 12 R56 18.2 FPGA_CLK1_50 **Default: 50MHz**
- Y7 11 R57 18.2 FPGA_CLK2_50 **Default: 50MHz**

Default : I2C Address 0xDA/0xDB

Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE0-Nano-SoC Board		
Size	Document Number	Rev
B	FPGA Clock and Clock Generator	A1
Date:	Tuesday, January 06, 2015	Sheet 6 of 23

FPGA JTAG INTERFACE





USB Blaster



GPIO






ADC




Design Note:
Optional termination resistor
for DCLK

CAD Note:
Place near FPGA DCLK pin








FPGA_TCK	AB5
FPGA_TMS	AC7
FPGA_TDI	W10
FPGA_TDO	Y9
EPCQ_DCLK	AA8
EPCQ_AS_DATA0	AD7
EPCQ_AS_DATA1	AC6
EPCQ_AS_DATA2	AC5
EPCQ_AS_DATA3	AB6
EPCQ_nCS0	AA6
GPIO_0_D7	Y4
GPIO_0_D4	Y8
GPIO_0_D8	Y5
GPIO_0_D6	W8
GPIO_0_D5	AB4
GPIO_0_D10	T8
ADC_CONVST	AA4
ADC_SDO	U9
ADC_SCK	AD4
ADC_SDI	V10
ADC_SDI	AC4









Default Setup MSEL[4:0] = 10010,
AS Fast Mode








Title		
DE0-Nano-SoC Board		
Size	Document Number	Rev
B	FPGA Configuration and EPCS	A1
Date:	Tuesday, January 06, 2015	Sheet 7 of 23



Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE0-Nano-SoC Board		
Size	Document Number	Rev
B	FPGA Decoupling	A1
Date:	Wednesday, May 27, 2015	Sheet 9 of 23



- 6 CLK_UB2_24
- JTAG Interface (off-page, to JTAG Chain)**
- 11 JTAG_Blaster_TCK
- 11 JTAG_Blaster_TMS
- 11 JTAG_Blaster_TDO
- 11 JTAG_Blaster_TDI
- 5 JTAG_TRST
- FPGA Configuration**
- 7 FPGA_NCONFIG
- 7 FPGA_CONF_DONE
- HPS Reset**
- 5,17 HPS_WARM_RST_N
- 5,17 HPS_RESET_N



Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE0-Nano-SoC Board		
Size	Document Number	Rev
B	USB Blaster II	A1
Date:	Tuesday, January 06, 2015	Sheet 10 of 23


USB Blaster





FPGA JTAG INTERFACE




HPS JTAG INTERFACE













JTAG Chain



- UBS PHY Interface (ULPI)**
- 5 <> HPS_USB_DATA[7..0]
 - 5 <> HPS_USB_CLKOUT
 - 5 <> HPS_USB_NXT
 - 5 <> HPS_USB_DIR
 - 5 <> HPS_USB_STP
 - 6 <> CLK_USB_24
 - 5,10 <> HPS_USB_RESET
 - 17 <> HPS_USB_RESET_N



Ethernet PHY Interface (RGMII)




Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title DE0-Nano-SoC Board		
Size B	Document Number HPS : Ggabit Ethernet	Rev A1
Date: Tuesday, January 06, 2015		Sheet 15 of 23

Digital Accelerometer

Accelerometer Interface

- 5 <<> HPS_I2C0_SDAT
- 5 <<> HPS_I2C0_SCLK
- 5 <<> HPS_GSENSOR_INT




Default : I2C Address 0xA6/0xA7

LTC Interface

- 5 <<> HPS_I2C1_SDAT
- 5 <<> HPS_I2C1_SCLK
- 5 <<> HPS_SPIM_MOSI
- 5 <<> HPS_SPIM_MISO
- 5 <<> HPS_SPIM_CLK
- 5 <<> HPS_SPIM_SS
- 5 <<> HPS_LTC_GPIO


LTC 2x7 Connector



Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title DE0-Nano-SoC Board		
Size B	Document Number HPS : Accelerometer, LTC Connector	Rev A1
Date: Tuesday, January 06, 2015	Sheet 16	of 23


HPS Cold Reset

- HPS Cold Reset**
- 5,10 <<> HPS_RESET_N
 - 5,10,15,17 <<> HPS_ENET_RESET_N
 - 13 <<> HPS_UART_RESET_N
 - 14 <<> HPS_USB_RESET_N



HPS Warm Reset


- HPS Warm Reset**
- 5,10 <<> HPS_WARM_RST_N



HPS Key and LED


- 5 <<> HPS_KEY
- 5 <>> HPS_LED



HPS User Button





HPS User LED






 Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title DE0-Nano-SoC Board	
Size B	Document Number HPS : BUTTON and LED
Date: Tuesday, January 06, 2015	Rev A1
Sheet 17 of 23	







GPIO 0 Header





Arduino UNO Rev3



GPIO 1 Header




ADC Header






KEY




SWITCH





LED





Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title	
DE0-Nano-SoC Board	
Size	Document Number
B	FPGA : LED, KEY, SW
Date:	Tuesday, January 06, 2015
Sheet	20 of 23
Rev	A1








Ramp Time
Tsoft-start = 1 msec
1.1V / 3A



Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title DE0-Nano-SoC Board		
Size B	Document Number Power - 1.1V, 5V	Rev A1
Date: Wednesday, May 27, 2015		Sheet 21 of 23



Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title DE0-Nano-SoC Board	
Size B	Document Number Power - 2.5V, 3.3V
Date: Wednesday, May 27, 2015	Rev A1
Sheet 22 of 23	



Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE0-Nano-SoC Board		
Size	Document Number	Rev
B	Power - 1.2V, 1.5V, 1.8V, 9V	A1
Date:	Wednesday, May 27, 2015	Sheet 23 of 23