



ALTERA Cyclone V SoC Development & Education Board (DE1-SoC)

PAGE	CONTENT	PAGE	CONTENT
1	Cover Page	16	ADV7123 VGA
2	Block Diagram	17	ADV7180 Video Decoder
3	FPGA BANK 3, BANK 4	18	Audio CODEC
4	FPGA BANK 5, BANK 6	19	7-Segment Display, LED
5	FPGA BANK 7, BANK 8	20	FPGA BUTTON, Switch
6	FPGA Clocks, GND	21	ADC, PS2, IR Tx, IR Rx
7	FPGA Configuration	22	2-port USB Host
8	FPGA Decoupling	23	1 Ggabit Ethernet
9	FPGA Power	24	UART to USB, SD CARD
10	USB Blaster II	25	Accelerometer, LTC Connector
11	JTAG Chain	26	I2C Multiplexer, HPS BUTTON, HPS LED
12	GPIO 0	27	Power - 1.1V
13	GPIO 1	28	Power - 5V, 3.3V
14	SDRAM, HPS QSPI Flash	29	Power - 9V, 2.5V, 1.5V
15	HPS DDR3 SDRAM	30	Power - 1.2V, 1.8V, DDR3 VREF, DDR3 VTT

 <small>Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.</small>		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	Cover Page	C
Date:	Monday, March 24, 2014	Sheet 1 of 30





Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	Block Diagram	C
Date:	Monday, March 24, 2014	Sheet 2 of 30

SW(9..0) 7,20

DRAM_ADDR[12..0] 6,14
DRAM_DQ[15..0] 14
KEY[3..0] 6,20

GPIO_0[35..0] 6,12
GPIO_1[35..0] 6,13

LEDR[9..0] 4,19





















terasic Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: **DE1-SoC Board**

Size B Document Number: **FPGA BANK 3, BANK 4** Rev C
















Date: **Monday, March 24, 2014** Sheet **3** of **30**







5CSEMA5F31

5CSEMA5F31

icrstc			Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title					
DE1-SoC Board					
Size	Document Number				Rev
B	FPGA BANK 5, BANK 6				C
Date:	Monday, March 24, 2014			Sheet	4 of 30




Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.			
DE1-SoC Board			
Size B	Document Number FPGA BANK 7, BANK 8	Rev C	
Date:	Monday, March 24, 2014	Sheet	5 of 30



terasic		
Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title: DE1-SoC Board		
Size B	Document Number: FPGA Clocks & GND	Rev C
Date:	Monday, March 24, 2014	Sheet 6 of 30


USB Blaster

- FPGA_TDI 11
- JTAG_TMS 11
- JTAG_TCK 11
- FPGA_TDO 11



Design Note:
Optional termination resistor for DCLK


CAD Note:
Place near FPGA DCLK pin




Configuration

Bank 3A VCCIO = 3.3V	Bank 5A VCCIO = 3.3V
TCK	AD25
TMS	AC25
TDO	AE26
TDI	AJ29
DCLK	AD27
AS_DATA0/ASDO/DATA0	HEX0[6..0] 4,19
AS_DATA1/DATA1	HEX1[6..0] 4,19
AS_DATA2/DATA2	HEX3[6..0] 4,19
AS_DATA3/DATA3	
NCSO/DATA4	
IO_3A/DATA5/DIFFIO_TX_B2N	
IO_3A/DATA6/DIFFIO_RX_B1N/DQ1B	
IO_3A/DATA7/DIFFIO_TX_B2P/DQ1B	
IO_3A/DATA8/DIFFIO_RX_B1P/DQ1B	
IO_3A/DATA9/DIFFIO_TX_B4N/DQ1B	
IO_3A/DATA10/DIFFIO_RX_B3N/DQS1B	
IO_3A/DATA11/DIFFIO_TX_B4P	
IO_3A/DATA12/DIFFIO_RX_B3P/DQS1B	
IO_3A/DATA13/DIFFIO_TX_B6N/DQ1B	
IO_3A/DATA14/DIFFIO_RX_B5N/DQ1B	
IO_3A/DATA15/DIFFIO_TX_B6P/DQ1B	
IO_3A/CLKUSR/DIFFIO_RX_B5P/DQ1B	
CONF_DONE	L8 MSEL0
NSTATUS	K6 MSEL1
NCONFIG	G6 MSEL2
NCE	L7 MSEL3
	L9 MSEL4

- HEX0[6..0] 4,19
- HEX1[6..0] 4,19
- HEX3[6..0] 4,19




Fix MSEL[4:0]=10010 in AS Fast Mode






- FPGA_NCONFIG 10
- FPGA_CONF_DONE 10

SW[9..0] 3,20







Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.



DE1-SoC Board		
Size B	Document Number FPGA Configuration	Rev C
Date:	Monday, March 24, 2014	Sheet 7 of 30





Place C394 close to J20/G23 pin






Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.			
Title		DE1-SoC Board	
Size	Document Number	Rev	
B	FPGA Decoupling	C	
Date:	Monday, March 24, 2014	Sheet	8 of 30









 Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	FPGA Power	C
Date:	Monday, March 24, 2014	Sheet 9 of 30













JTAG Chain













 DRAM_DQ[15..0] 3
 DRAM_ADDR[12..0] 3,6





 QSPI_RESET_N 10
 HPS_FLASH_DCLK 5
 HPS_FLASH_NCS0 5
 HPS_FLASH_DATA[3..0] 5







Note: place a pull down resistor on the FLASH_DCLK wire at the Master




 Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size B	Document Number SDRAM & HPS QSPI Flash	Rev C
Date:	Monday, March 24, 2014	Sheet 14 of 30





Note: you can only swap the DQ signals within x8 group (e.g. 0-7,8-15,16-23,24-31) on the DDR3 chips Note: you can swap the signals on the OCT resistor array(include NC pin)





Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	HPS DDR3 SDRAM	C
Date:	Monday, March 24, 2014	Sheet 15 of 30





 Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	ADV7123 VGA	C
Date:	Monday, March 24, 2014	Sheet 16 of 30







 Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title DE1-SoC Board	
Size B	Document Number Audio CODEC
Date: Monday, March 24, 2014	Rev C
Sheet 18	of 30




Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	7-Segment Display, LED	C
Date:	Monday, March 24, 2014	Sheet 19 of 30














KEY[3..0] 3.6
 SW[9..0] 3.7





Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	ADC, PS2, IR Tx, IR Rx	C
Date:	Monday, March 24, 2014	Sheet 21 of 30






terasic

Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title		
DE1-SoC Board		
Size	Document Number	Rev
B	1 Gagabit Ethernet	C
Date:	Monday, March 24, 2014	Sheet 23 of 30


bus-powered & internal OSC



Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	UART to USB, SD CARD	C
Date:	Monday, March 24, 2014	Sheet 24 of 30


- ⎓ HPS_I2C1_SDAT 5,26
- ⎓ HPS_I2C1_SCLK 5,26
- ⎓ HPS_GSENSOR_INT 5

Digital Accelerometer




- ⎓ HPS_I2C2_SCLK 5
- ⎓ HPS_I2C2_SDAT 5
- ⎓ HPS_SPIM_MOSI 5
- ⎓ HPS_SPIM_CLK 5
- ⎓ HPS_SPIM_SS 5
- ⎓ HPS_SPIM_MISO 5
- ⎓ HPS_LTC_GPIO 5

LTC 2x7 Connector




Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	Accelerometer, LTC Connector	C
Date:	Monday, March 24, 2014	Sheet 25 of 30




HPS Cold Reset

LOW --> NC to/from COM = ON and NO to/from COM = OFF
 HIGH --> NC to/from COM = OFF and NO to/from COM = ON




I2C Multiplexer




HPS Warm Reset




HPS User LED




HPS User Button

 Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	DE1-SoC Board, I2C Multiplexer, HPS BUTTON, HPS LED	C
Date:	Monday, March 24, 2014	Sheet 26 of 30




3.3V / 5A
 Ramp Time = 1 msec
 Switching Frequency : 988KHz

VCC1P1_PGOOD 27.29




3.3V / 4A
 Ramp Time = 2.4 msec
 Switching Frequency : 1MHz



5V / 4A
 Ramp Time = 2.4 msec
 Switching Frequency : 1MHz


Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size B	Document Number Power - 5V, 3.3V	Rev C
Date:	Monday, March 24, 2014	Sheet 28 of 30




2.5V / 3A
Ramp Time
Tsoft-start = 2 msec

1.5V / 3A
Ramp Time
Tsoft-start = 2 msec


Switching Frequency : 988KHz

 Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	Power - 9V, 2.5V, 1.5V	C
Date:	Monday, March 24, 2014	Sheet 29 of 30


1.2V / 1.1A
Ramp Time = 0.8msec




DDR3 VTT, VREF



1.8V / 1.1A
Ramp Time = 1.2 msec



 Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size B	Document Number	Rev C
	Power - 1.2V, 1.8V, DDR3 VREF, DDR3 VTT	
Date:	Monday, March 24, 2014	Sheet 30 of 30