

Real Time Embedded Systems

CycloneV & DE1-SoC

René Beuchat
Laboratoire d'Architecture des
Processeurs

rene.beuchat@epfl.ch


FPGA WITH SOC ARCHITECTURE

2 main actors

- IntelFPGA (Altera (www.altera.com))
 - Cyclone V SOC, Cyclone 10
 - Arria V SOC, Arria 10
 - Stratix 10
- Xilinx (www.xilinx.com):
 - Zynq® 7000 family
 - Zynq UltraScale+ MPSoC

2 main actors, Common Features


- 2x ARM-Cortex A9 hardcore
 - 2x NEON DSP/FPU
 - Many programmable interface in hardcore
 - Amba interconnect
 - Large FPGA part
 - DDR Controller



Ex: Zynq-7000

CYCLONE V-SOC ARCHITECTURE (INTEL FPGA)

SOC + FPGA (ex.CycloneV)





SOC + FPGA (ex. Cyclone V)

- FPGA part
 - ALM (Adaptative Logic Module)
 - 4 registers
 - Many modes of operations:
 - Normal mode
 - Extended LUT mode
 - Arithmetic mode
 - Shared arithmetic mode
 - Memory (M10k blocks)
 - DSP (Digital Signal Processing) blocks

ALM : Adaptative Logic Module


- ALM (Adaptative Logic Module)
- → 32 x 2 Memory Block
- 4 registers




SOC + FPGA (ex. Cyclone V)

- Hardcore part
 - 2 x ARM Cortex-A9 core
 - + NEON™ SIMD coprocessor
 - +FPU
 - Snoop Control Unit (SCU)
 - Accelerator Coherency Port (ACP)
 - Many programmable interfaces
 - External memory ctrl (DDR_x)
 - PCIe (opt.)
 - High speed link (6.144 Gbps) (opt.)
 - HPS I/O


Cyclone V SoC Overview



Cyclone V HPS (Hard Processor System)



HPS-FPGA Address Space



HPS L3/MPU Address Space

Region Name	Description	Base Address	Size
FPGA slaves	FPGA slaves connected to the HPS-to-FPGA bridge	0xC000 0000	960 MB
HPS peripherals	Slaves directly connected to the HPS	0xFC00 0000	64 MB
Lightweight FPGA slaves	FPGA slaves connected to the lightweight HPS-to-FPGA bridge	0xFF20 0000	2 MB


HPS Peripheral Region Address Map

Slave Identifier	Slave Title	Base Address	Size
STM	STM	0xFC00 0000	48 MB
DAP	DAP	0xFF00 0000	2 MB
LWFPGASLAVES	FPGA slaves accessed with lightweight HPS-to-FPGA bridge	0xFF20 0000	2 MB
LWHPS2FPGAREGS	Lightweight HPS-to-FPGA bridge GPV	0xFF40 0000	1 MB
HPS2FPGAREGS	HPS-to-FPGA bridge GPV	0xFF50 0000	1 MB
FPGA2HPSREGS	FPGA-to-HPS bridge GPV	0xFF60 0000	1 MB
EMAC0	EMAC0	0xFF70 0000	8 KB
EMAC1	EMAC1	0xFF70 2000	8 KB
SDMMC	SD/MMC	0xFF70 4000	4 KB
QSPIREGS	Quad SPI flash controller registers	0xFF70 5000	4 KB
FPGAMGRREGS	FPGA manager registers	0xFF70 6000	4 KB
ACPIDMAP	ACP ID mapper registers	0xFF70 7000	4 KB
GPIO0	GPIO0	0xFF70 8000	4 KB
GPIO1	GPIO1	0xFF70 9000	4 KB
GPIO2	GPIO2	0xFF70 A000	4 KB
L3REGS	L3 interconnect GPV	0xFF80 0000	1 MB
NANDDATA	NAND controller data	0xFF90 0000	1 MB
QSPIDATA	Quad SPI flash data	0xFFA0 0000	1 MB
USB0	USB0 OTG controller registers	0xFFB0 0000	256 KB
USB1	USB1 OTG controller registers	0xFFB4 0000	256 KB
NANDREGS	NAND controller registers	0xFFB8 0000	64 KB
FPGAMGRDATA	FPGA manager configuration data	0xFFB9 0000	4 KB

HPS Peripheral Region Address Map

Slave Identifier	Slave Title	Base Address	Size
CANO	CANO controller registers	0xFFC0 0000	4 KB
CAN1	CAN1 controller registers	0xFFC0 1000	4 KB
UART0	UART0	0xFFC0 2000	4 KB
UART1	UART1	0xFFC0 3000	4 KB
I2C0	I2C0	0xFFC0 4000	4 KB
I2C1	I2C1	0xFFC0 5000	4 KB
I2C2	I2C2	0xFFC0 6000	4 KB
I2C3	I2C3	0xFFC0 7000	4 KB
SPTIMERO	SP Timer0	0xFFC0 8000	4 KB
SPTIMER1	SP Timer1	0xFFC0 9000	4 KB
SDRREGS	SDRAM controller subsystem registers	0xFFC2 0000	128 KB
OSC1TIMERO	OSC1 Timer0	0xFFD0 0000	4 KB
OSC1TIMER1	OSC1 Timer1	0xFFD0 1000	4 KB
L4WD0	Watchdog0	0xFFD0 2000	4 KB
L4WD1	Watchdog1	0xFFD0 3000	4 KB
CLKMGR	Clock manager	0xFFD0 4000	4 KB
RSTMGR	Reset manager	0xFFD0 5000	4 KB
SYSMGR	System manager	0xFFD0 8000	16 KB
DMANONSECURE	DMA nonsecure registers	0xFFE0 0000	4 KB
DMASECURE	DMA secure registers	0xFFE0 1000	4 KB
SPISO	SPI slave0	0xFFE0 2000	4 KB
SPIS1	SPI slave1	0xFFE0 3000	4 KB
SPIM0	SPI master0	0xFFFF 0000	4 KB
SPIM1	SPI master1	0xFFFF 1000	4 KB
SCANMGR	Scan manager registers	0xFFFF 2000	4 KB
ROM	Boot ROM	0xFFFFD 0000	64 KB
MPUSCU	MPU SCU registers	0xFFFFE C000	8 KB
MPUL2	MPU L2 cache controller registers	0xFFFFE F000	4 KB
OCRAM	On-chip RAM	0xFFFFF 0000	64 KB

Clock manager




Abbreviation

- STM System Trace Module
- DMA Direct Memory Access
- DAP Debug Access Port
- ETR Embedded Trace Router
- SD/ Supporte: SDSC(SD), SDHC, SDXC, eSD, SDIO, eSDIO
- MMC MMC, RSMMC, MMCPlus, MMCMobile, eMMC
- EMAC Ethernet Media Access Controller

Abbreviation

- ACP Accelerator Coherency Port
- USB Universal Serial Bus
- UART Universal Asynchronous Receiver-Transmitter
- SPI Synchronous Peripheral Interface
- CAN Controller Area Network
- I2C Inter-Integrated Circuit

Ex. Programmable Interface SD/MMC Unit




Boot process

- It is possible to use the Cyclone V SoC in 3 different configurations:
 - FPGA-only
 - HPS-only
 - HPS & FPGA
- The configurations using the HPS are more difficult to set up than the *FPGA-only* one.


HPS/FPGA Boot (1)

Independent FPGA Configuration and HPS Booting




HPS/FPGA Boot (2)

FPGA Configuration before HPS Booting
(HPS boots from FPGA)



HPS/FPGA Boot (3)

HPS Boots and Performs FPGA Configuration




FPGA only case

- Exclusively using the FPGA part of the Cyclone V is easy, as the design process is identical to any other Altera FPGA.
- We can build a complete design in *Quartus II & Qsys*, simulate it in *ModelSim-Altera*, then program the FPGA through the *Quartus II Programmer*.
- We can instantiate a Nios II processor in Qsys, we can use the *Nios II SBT IDE* to develop software for the processor.

Type of Application

- OS based (ie: Linux)
- Bare-metal (No OS)

HPS Boot Flows




*Although the HPS has a **DUAL**-processor,
CPU1 is under reset, and the boot flow only executes on CPU0.*

*If we want to use both processors,
then **USER SOFTWARE** executing on CPU0 is responsible
for releasing CPU1 from reset*

Preloader

- The preloader is one of the most important boot stages. It is actually what one would call the boot “source”, as **all stages before it are unmodifiable**. The preloader can be stored on external flash-based memory, or in the FPGA fabric.
- The preloader typically performs the following actions:
 - Initialize the SDRAM interface
 - Configure the HPS I/O through the scan manager
 - Configure pin multiplexing through the system manager
 - Configure HPS clocks through the clock manager
 - Initialize the flash controller (NAND, SD/MMC, QSPI) that contains the next stage boot software
 - Load the next boot software into the SDRAM and pass control to it
- The preloader does **NOT** release CPU1 from reset. The subsequent stages of the boot process are responsible for it if they want to use the extra processor.


Project structure



DE1-SOC BOARD (TERASIC)


www.terasic.com.tw

DE1-SOC Bloc Diagramm




DE1-SoC

Green for peripherals directly connected to the FPGA
Orange for peripherals directly connected to the HPS
Blue for board control




DE0-nano-SoC



http://www.terasic.com.tw/attachment/archive/941/DE0-Nano-SoC_User_manual_rev.C1.pdf

DE0-nano-SoC

- █ FPGA
- █ HPS
- █ System



Qsys, hps definition (1)

The screenshot shows the Qsys HPS configuration interface for the project "altera_hps".


Block Diagram: Shows the internal connections of the HPS component. It includes a central "memory" block connected via "conduit" to various "h2f_axi_*" and "f2h_axi_*" blocks. Signals include "h2f_mpu_gp", "f2h_sdram0_clock", "f2h_sdram0_data", "h2f_axi_clock", "f2h_axi_clock", "f2h_axi_slave", and "h2f_lw_axi_clock".

Configuration Tab: Contains several tabs: General, Peripheral Pin Multiplexing, HPS Clocks, and SDRAM.

- General:** Options include: Enable MPU standby and event signals (unchecked), Enable MPU general purpose signals (checked), Enable Debug APB interface (unchecked), Enable System Trace Macrocell hardware events (unchecked), Enable FPGA Cross Trigger Interface (unchecked), Enable FPGA Trace Port Interface Unit (unchecked), Enable boot from fpga signals (unchecked), and Enable HLGPI Interface (unchecked).
- AXI Bridges:** Settings for interface widths: FPGA-to-HPS (64-bit), HPS-to-FPGA (64-bit), and Lightweight HPS-to-FPGA (32-bit).
- FPGA-to-HPS SDRAM Interface:** A table for adding SDRAM ports. One entry is shown: "f2h_sdram0" of type AXI-3 with width 64.
- Resets:** Options include: Enable HPS-to-FPGA cold reset output (unchecked), Enable HPS warm reset handshake signals (unchecked), Enable FPGA-to-HPS debug reset request (unchecked), Enable FPGA-to-HPS warm reset request (unchecked), and Enable FPGA-to-HPS cold reset request (unchecked).
- DMA Peripheral Request:** A table showing peripheral request IDs and their enable status. All entries show "No" under "Enabled".

Presets: A sidebar listing various memory part options, including ELPIDA, JEDEC DDR2, and JEDEC DDR3 parts, as well as MICRON MT41J128M16HA-15E.

Qsys, hps definition (2)



IO PIN in HPS


- With the *Peripheral Pin Multiplexing*, some I/O interface can be used by the **HPS part** or the **FPGA part**.
- The selection is done here.

Cyclone V, FPGA development process

For the FPGA part, it's the same as for the others FPGA, **Quartus II** and **Qsys** tools

- NIOS II processor
- SDRAM Ctrl as softcore module
- Programmable Interface on Avalon Bus
- PLL for Clk and external SDRAM Clk


Cyclone V, FPGA development process



Cyclone V, HPS development process

For the HPS part, it's the same as for the others FPGA, **Quartus II** and **Qsys** tools

- HPS configuration with Qsys
- I/O pins association



Cyclone V, HPS I/O selection

Ex.: **HPS_KEY & HPS_LED**

From schematics:



In Qsys selection for the specifics pins:

TRACE_D4	CAN1.RX(Set0)	SPIS1.CLK(Set0)	TRACE.D4(Set0)	GPIO53	LOANIO53
TRACE_D5	CAN1.TX(Set0)	SPIS1.MOSI(Set0)	TRACE.D5(Set0)	GPIO54	LOANIO54

Mode GPIO:

TRACE_D3	I2C1.SCL(Set0)	SPIS0.SSO(Set0)	TRACE.D3(Set0)	GPIO52	LOANIO52
TRACE_D4	CAN1.RX(Set0)	SPIS1.CLK(Set0)	TRACE.D4(Set0)	GPIO53	LOANIO53
TRACE_D5	CAN1.TX(Set0)	SPIS1.MOSI(Set0)	TRACE.D5(Set0)	GPIO54	LOANIO54
TRACE_D6	I2C0.SDA(Set0)	SPIS1.SSO(Set0)	TRACE.D6(Set0)	GPIO55	LOANIO55

Cyclone V, HPS I/O selection

Ex.: **HPS_KEY & HPS_LED**

- **GPIOXY**: Configures the pin to be connected to the **HPS' GPIO** peripheral.

The screenshot shows the Qsys I/O selection interface. At the top, there is a table mapping pins to functions:

TRACE_D4	CAN1.RX (Set0)	SPIS1.CLK (Set0)	TRACE.D4 (Set0)	GPIO63	LOANIO53
TRACE_D5	CAN1.TX (Set0)	SPIS1.MOSI (Set0)	TRACE.D5 (Set0)	GPIO64	LOANIO54


Three specific pins are highlighted with colored circles: SPIS1.CLK (Set0) is circled in red, GPIO63 is circled in orange, and LOANIO53 is circled in green.

Below the table, the "SPI Controllers" configuration panel is shown:


- SPIM0 pin: Unused
- SPIM0 mode: N/A
- SPIM1 pin: Unused
- SPIM1 mode: N/A
- SPISO pin: Unused
- SPISO mode: N/A
- SPIS1 pin:** HPS I/O Set 0 (highlighted with a red box)
- SPIS1 mode:** SPI (highlighted with a red box)

- **LOANIOXY**: Configures the pin to be connected to the **FPGA** fabric. This pin can be exported from Qsys to be used by the FPGA.

Cyclone V, HPS – FPGA development process




Cyclone V, HPS – DDR3 configuration



SDRAM Tab:

- In fact DDR3 memories
- Put the right parameters
- Assign the pins with tcl file



Exercises / Mini Project

1. Use the DE1-SOC/DE0-nano-SoC without the ARM-A9
 - NIOS design to access the Switches and LEDs
 - Adapt the LCD/camera controller for the NIOSII

2. Use the ARM-A9 with ARM DS-5 software
 - Access through the AXI bridge the Avalon part of the FPGA
 - Control the LCD/camera from the ARM

- Try the Linux access of the FPGA...to control LCD and Camera
- In option !