|
 "Embedded Systems" Course |
|
|
 Directory |
Directory files
|
|
 Resource |
|
|
RTES Virtual Machine for students who don't have Windows or Linux (VirtualBox) |
You need to install VirtualBox on your PC and the extension pack: https://www.virtualbox.org/wiki/Downloads Select the ubuntu.vbox to have all the needed programm for the lab: - Quartus Prime 18.1,
- ModelSim Altera Started Edition 10.5b
- ARM DS-5
- NIOSII Command Shell
- Altera Embedded Command Shell
- FireFox
Standard user = vm
Password = 1234
Root user = root
Password = 1234 |
|
 RTES Standard Project Template (Updated 12/06/2016) |
|
|
 SoC-FPGA Design Guide [DE1-SoC Edition] 1.33 |
|
|
DE1-SoC Schematic |
|
|
 Virtual Machine launcher shell script |
|
|
Embedded IP User Guide (version 15) |
|
|
General IP link from IntelFPGA (vers 18.1) |
Design guide for programmable interfaces and unit for QuartusII, IntelPatform designer |
|
Laboratory: Interrupt analysis |
Where is time spent in an interrupt routine ?
|
|
Laboratory: Interrupt Analysis template |
|
|
Laboratory: Multiprocessor |
Multiprocessor system on FPGA4U Laboratory |
|
| 18 February - 24 February |
RTES Introduction (slides) |
Introduction to RTES P2016 |
|
NIOSII - Avalon Bus (slides) |
Avalon Bus transferts slave/master |
|
Parallel port Implementation on Avalon Bus (slides) |
Example of a programmable parallel port design for embedded system on a FPGA |
|
Counter Programmable interface ! Updated (v2.1 slides) |
An example of a specific programmable interface on Avalon Bus, a counter correction dataBus Rd and Write have to be of the same size |
|
VHDL resume (slides) |
Resume on VHDL structures |
|
Intel FPGA documentation NIOSII design |
|
|
Embedded System on FPGA, simple design example |
Simple NIOSII design as example of methodology |
|
RTES 101: THE Ultimate Starter's Setup Guide |
|
|
| 25 February - 3 March |
Interrupt on NIOSII processor (slides) |
How interruptions are managed on the NIOSII processor |
|
Methodology for NIOS II system design and Peripheral design (slides, vers.1.1c) |
|
|
Using NIOSII Embedded Design Suite (EDS - SBP) |
|
|
Simulation with ModelSim (vers. 0.6) |
|
|
Interrupt times measurement by software |
|
|
Exception Handling on NIOSII (Altera doc) |
Document from Altera on NIOS II Exception handling for Nios II Software Build Tools (SBT).
|
|
Main IP and Vectored Interrupt Controller (Altera doc) |
Management of interruption with a Vectored Interrupt Controller on NIOSII |
|
Vectored Interrupt Controller, Usage and Applications (Altera doc) |
|
|
| 4 March - 10 March |
Altera, NIOSII, HAL API Reference |
HAL Description for NIOS II softcore processor,
NII52010-11.0.0 |
|
Altera, NIOS II Software Reference Data Book, 2011 |
Software Reference Data Book Description for NIOS II softcore processor,
n2sw_nii5v2
NII5V2-13.1 |
|
| 18 March - 24 March |
"Real Time Embedded systems - MicroC/OS-II" (slides) |
A general view on Real-Time OS, specifically MicroC/OS-II |
|
Micrium uCOSII CfgMan |
|
|
ucosII vers 2.86 doc RefMan |
|
|
| 25 March - 31 March |
Custom Instruction (slides) |
|
|
Profiling (slides) |
Some methodologies to profile a program |
|
Custom Instruction (IntelFPGA, NIOS II), dec. 2017 |
What is a custom instruction, and how can we do it. |
|
Profiling Description (Altera) AN-391, July 2011 |
Profiling laboratory from Altera |
|
Embedded Peripheral IP User Guide |
|
|
| 1 April - 7 April |
NIOS II Avalon en6 EPFL |
|
|
Exercice Master Avalon LAP en |
|
|
Master Accelerateur (sorry in French, but VHDL exemple) |
|
|
| 8 April - 14 April |
Multi masters, multiprocessors (slides) |
|
|
Multiprocessor tutorial |
Tutorial from Altera on multiprocessor |
|
Multiprocessor design example (Altera) |
2 processors design example for Web server (to be adapted to FPGA4U) |
|
Labo Multiprocessor |
|
|
| 15 April - 21 April |
CycloneV - SOC FPGA (slides) |
Use of SOC-FPGA with the DE1-SOC |
|
DE1-SOC User Manual V0.6 (from Terasic) |
Description of DE1-SOC board from terasic |
|
Cyclone V Handbook (Altera >3000p.) |
|
|
Amba AXI Bus on Cyclone V (Altera) |
|
|
QSYS specifications (Altera) |
Qsys entry point doc. on Altera |
|
SOC-FPGA Designe Guide |
Link to Design Guide documentation for DE1-SOC FPGA Sahand Kashani, René Beuchat |
|
| 29 April - 5 May |
Mini-Project (slides) |
|
|
Memories (slides) |
Some memories specification |
|
| 6 May - 12 May |
PrSoC Virtual Machine for students who don't have Windows or Linux (VirtualBox) |
Standard user = psoc
Password = 1234
Root user = root
Password = 1234 |
