CycloneV - SOC FPGA (slides)
Use of SOC-FPGA with the DE1-SOC
Click RTES_SOC-FPGA_0_1a.pdf link to view the file.
- Contact
- EPFL CH-1015 Lausanne
- +41 21 693 11 11
Follow the pulses of EPFL on social networks
© 2023 EPFL, all rights reserved
Use of SOC-FPGA with the DE1-SOC
Follow the pulses of EPFL on social networks
© 2023 EPFL, all rights reserved