Technically, it's the phase-shifted clock which should be connected to DRAM_CLK as that pin goes to the physical DRAM and it takes time for the signal to reach the chip, yet be sort of aligned with the clock that the internal SDRAM controller is receiving.
But I guess that at 50 MHz, this is not really an issue and it worked anyway :)
