Real-time embedded systems
Semaine | Nom | Description |
---|---|---|
Embedded Systems course |
||
Directory files |
||
You need to install VirtualBox on your PC and the extension pack: https://www.virtualbox.org/wiki/Downloads Select the ubuntu.vbox to have all the needed programms for the lab:
Standard user = vm |
||
Design guide for programmable interfaces and unit for QuartusII, IntelPatform designer |
||
Please fill the google-sheet for the groups and selected subjects |
||
Where is time spent in an interrupt routine ? |
||
Multiprocessor system on FPGA4U Laboratory |
||
22 février - 28 février | Introduction to RTES P2016 |
|
Avalon Bus transferts slave/master |
||
Example of a programmable parallel port design for embedded system on a FPGA |
||
An example of a specific programmable interface on Avalon Bus, a counter correction dataBus Rd and Write have to be of the same size |
||
Resume on VHDL structures |
||
Simple NIOSII design as example of methodology |
||
RTES lecture on 2021/02/22 (first hour) - Introduction |
||
RTES lecture on 2021/02/22 (part 2) - Avalon Bus |
||
Methodology to design a test bench in VHDL for ModelSim (Sahand Kashani) |
||
1 mars - 7 mars | How interruptions are managed on the NIOSII processor |
|
Document from Altera on NIOS II Exception handling for Nios II Software Build Tools (SBT). |
||
Management of interruption with a Vectored Interrupt Controller on NIOSII |
||
RTES lecture on 2021/03/01 - Parallel Port & Nios II Interrupts (part 1) |
||
8 mars - 14 mars | HAL Description for NIOS II softcore processor, NII52010-11.0.0 |
|
Software Reference Data Book Description for NIOS II softcore processor, n2sw_nii5v2 NII5V2-13.1 |
||
RTES lecture (1h) on 2021/03/08 - Nios II Interrupts (part 2) |
||
22 mars - 28 mars | A general view on Real-Time OS, specifically MicroC/OS-II |
|
Video of this chapter of the course |
||
µC/OS-II The Real-Time Kernel Jean J. Labrosse micrium |
||
RTES lecture 2021/03/22 - MicroC/OS-II |
||
29 mars - 4 avril | What is a custom instruction and how to use it. Lab 2 exercise. |
|
Some methodologies to profile a program |
||
What is a custom instruction, and how can we do it. |
||
How to profile with gprof an SBT, performance counter or timer |
||
Profiling laboratory from Altera |
||
RTES lecture 2021/03/29 - NIOSII Custom Instruction & Profiling |
||
12 avril - 18 avril | Bus Avalon as slave and master, with timing diagrams |
|
19 avril - 25 avril | How can we design a multiprocessor system on an FPGA? |
|
Tutorial from Altera on multiprocessor |
||
2 processors design example for Web server (to be adapted to FPGA4U) |
||
RTES lecture 2021/04/19 - Multi Masters Systems |
||
26 avril - 2 mai | Use of SOC-FPGA with the DE1-SOC |
|
Description of DE1-SOC board from terasic |
||
Cyclone V Handbook |
||
Amba AXI bus description |
||
Qsys entry point doc. on Altera |
||
Link to Design Guide documentation for DE1-SOC FPGA Sahand Kashani, René Beuchat |
||
3 mai - 9 mai | ||
Some memories specification |
||
10 mai - 16 mai | Standard user = psoc |
|
17 mai - 23 mai |